Hop-based Priority Scheduling to Improve Worst-Case Inter-Core Communication Latency

被引：2

作者：

Ding, Yiqiang ^{[1
]}

Zhang, Wei ^{[1
]}

机构：

[1] Virginia Commonwealth Univ, Dept Elect & Comp Engn, Richmond, VA 23284 USA

来源：

2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014) | 2014年

关键词：

NETWORKS;

D O I：

10.1109/EUC.2014.17

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, we first propose a static analysis approach to estimate the maximum value of the worst-case latency of all possible communications in a Chip Multi-Processor (CMP) with a 2D-Mesh Network-on-Chip (NoC), which is called the Worst-case Inter-core Communication Latency (WICL). Then the Hop-based Priority scheduling approach is proposed for a 2D-Mesh NoC to improve its WICL. Our experimental results indicate that the Hop-based Priority (HP) scheduling can reduce the WICL by 50% in average for various network sizes compared with that of the FIFO scheduling.

引用

页码：52 / 57

页数：6

共 13 条

[1]

[Anonymous], ACM T EMBEDDED COMPU

[2]

Calandrino J., 2007, P ECRTS JUL

[3]

Dally W., 2004, PRINCIPLES PRATICES

[4]

Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594

[5] A method of computation for worst-case delay analysis on SpaceWire networks [J].

Ferrandiz, Thomas ;

Frances, Fabrice ;

Fraboul, Christian .

2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2009, :19-+

[6]

Foroutan S., 2010, P IEEE INT S PAR DIS

[7]

Lee Michael M., 2010, P MICRO

[8]

Ni L. M., 1993, COMPUTER, V26, P6276

[9]

Nikitin N., 2009, P ICCAD

[10] Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks [J].

Qian, Yue ;

Lu, Zhonghai ;

Dou, Wenhua .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (05) :802-815

← 1 2 →