Study of Submicron Panel-Level Packaging in Mass-Production

被引:4
作者
Shinoda, Ken-ichiro [1 ]
Shelton, Douglas [2 ]
Suda, Hiromi [1 ]
Goto, Yoshio [1 ]
Urushihara, Kosuke [1 ]
Mori, Ken-Ichiro [1 ]
机构
[1] Canon Inc, Opt Prod Operat, Utsunomiya, Tochigi, Japan
[2] Canon USA Inc, Ind Prod Div, San Jose, CA USA
来源
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021) | 2021年
关键词
Panel-Level Packaging; Submicron; Lithography; Stepper; Advanced Packaging; Fan-Out; Panel Exposure System;
D O I
10.1109/ECTC32696.2021.00331
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Heterogeneous Integration is evolving to acquire finer resolution and larger devices to leverage the advantages provided by More-than-Moore manufacturing and packaging technologies that can help maximize the efficiency and increase the bandwidth of high performance computing systems. Advanced Packaging with submicron Redistribution Layers (RDL) and large package sizes is one of solutions that can help enable complex Heterogeneous Integration designs for applications including Artificial Intelligence (AI), 5G communication and autonomous driving. For systems requiring large package sizes, Panel Level Packaging (PLP) can offer efficiency and cost advantages over Wafer Level Packaging (WLP). PLP however poses unique technical challenges including the requirement to realize uniform submicron patterning across the entire rectangular panel. To meet this challenge, Canon developed the first patterning exposure tool or stepper that is capable of submicron resolution on 500 mm panels. This new panel exposure tool is equipped with wide-field projection optics that offer a large 52 mm x 68 mm image field and 0.24 NA that is optimum for submicron resolution. The stepper also features a newly developed panel handling system for processing up to 515 x 515 mm panels. In this paper, we will report on evaluation results of fine patterning for a mass-production panel level packaging process using the new submicron resolution panel stepper. We will also discuss current fine-PLP status, challenges and solutions. One topic of our study is patterning uniformity. In 2020, we reported patterning uniformity improvement technology using a glass substrate. This study attempts to apply the technology described in 2020 to improve pattern uniformity on Copper Clad Laminate (CCL) substrates that are widely used in printed circuit board (PCB) manufacturing. In addition, we will report on results of studies of stitching capability and alignment accuracy on substrates with die placement error. Our study also explored warped panel handling including the development of a multi-vacuum line chucking system.
引用
收藏
页码:2105 / 2110
页数:6
相关论文
共 6 条
[1]  
GOTO Yoshio, 2018, THA2 103 IMAPS UNPUB
[2]   A study of vertical lithography for high-density 3D structures [J].
Hirai, Shin-Ichiro ;
Saito, Nobuyuki ;
Goto, Yoshio ;
Suda, Hiromi ;
Mori, Ken-Ichiro ;
Miura, Seiya .
OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
[3]   A STUDY OF VERTICAL LITHOGRAPHY FOR HIGH-DENSITY 3D STRUCTURES [J].
Mizutani, Masaki ;
Hirai, Shin-Ichiro ;
Koizumi, Ichiro ;
Mori, Ken-Ichiro ;
Miura, Seiya .
OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
[4]  
MORI K., 2020 IEEE 70 EL COMP
[5]  
MORI K., 2019 IEEE 69 EL COMP, P2377
[6]  
SUDA Hiromi, INT WAF LEV PACK C