A CMOS front-end architecture for hard-disk drive read-channel equalizer

被引：3

作者：

Ndjountche, T ^{[1
]}

Luo, FL ^{[1
]}

Bobda, C ^{[1
]}

机构：

[1] Univ Quebec, Dept Comp Sci & Engn, Hull, PQ J8X 3X7, Canada

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1465054

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The functional characteristics and design challenges associated with the different building blocks of a CMOS front-end architecture for hard disk drive read-channel equalizer are presented. These include the mixed-signal design of a variable gain amplifier, a continuous-time low-pass filter, data converters and clock generation and recovery circuits. With a realistic computer model of the system, the analysis of structural variations and effects of component nonidealities becomes feasible. Numerical results show that circuit techniques that minimize sensitivity to power-supply and substrate noise, while maintaining the power dissipation and parameter tuning range are critical.

引用

页码：2184 / 2187

页数：4

共 7 条

[1]

KATTMANN K, 1991, P IEEE INT SOL STAT, P170

[2] A 20-MHZ 6TH-ORDER BICMOS PARASITIC-INSENSITIVE CONTINUOUS-TIME FILTER AND 2ND-ORDER EQUALIZER OPTIMIZED FOR DISK-DRIVE READ CHANNELS [J].

LABER, CA ;

GRAY, PR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :462-470

[3] SiGeBiCMOS 3.3-V clock and data recovery circuits for 10-Gb/s serial transmission systems [J].

Meghelli, M ;

Parker, B ;

Ainspan, H ;

Soyuer, M .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) :1992-1995

[4] AN 80-MHZ 8-BIT CMOS D/A CONVERTER [J].

MIKI, T ;

NAKAMURA, Y ;

NAKAYA, M ;

ASAI, S ;

AKASAKA, Y ;

HORIBA, Y .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :983-988

[5] A mixed-signal equalizer structure for magnetic storage read channels [J].

Ndjountche, T ;

Unbehauen, R .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 31 (01) :39-45

[6] Iterative decoding for partial response (PR), equalized, magneto-optical (MO) data storage channels [J].

Song, HW ;

Kumar, BVKV ;

Kurtas, E ;

Yuan, YF ;

McPheters, LL ;

McLaughlin, SW .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2001, 19 (04) :774-782

[7] A temperature-stable CMOS variable-gain amplifier with 80-dB linearly controlled gain range [J].

Yamaji, T ;

Kanou, N ;

Itakura, T .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (05) :553-558

← 1 →