JOM: A Joint Operation Mechanism for NAND Flash Memory

被引:4
作者
Wu, Chin-Hsien [1 ]
Chen, Syuan-An [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, 43,Sec 4,Keelung Rd, Taipei 106, Taiwan
关键词
NAND flash memory; flash translation layers; embedded systems; storage systems; ADDRESS MAPPING STRATEGY; TRANSLATION;
D O I
10.1145/2915916
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the storage systems of NAND flash memory, an intermediate software called a Flash Translation Layer (FTL) is adopted to hide the characteristics of NAND flash memory and provide efficient management for NAND flash memory. Current flash translation layers can be classified into a page-mapping FTL, a block-mapping FTL, and a hybrid-mapping FTL. In order to utilize the advantages of the page-mapping FTL and the block-mapping FTL, the hybrid-mapping FTL is proposed to store data to the appropriate mapping mechanism by switching the mapping information between the page-mapping mechanism and the block-mapping mechanism. In the article, we propose a joint operation mechanism to rethink the advantages of the page-mapping FTL, the block-mapping FTL, and the hybrid-mapping FTL. With the joint operation mechanism, a flash translation layer can consider the main memory requirements, improve the system performance, and reduce the garbage collection overhead. The experimental results show that the proposed joint operation mechanism can achieve the goal under realistic workloads and benchmarks.
引用
收藏
页数:26
相关论文
共 17 条
[1]  
Bates K., 2007, OLTP APPL I O
[2]   Cleaning policies in mobile computers using flash memory [J].
Chiang, ML ;
Chang, RC .
JOURNAL OF SYSTEMS AND SOFTWARE, 1999, 48 (03) :213-231
[3]  
Cho H, 2009, DES AUT TEST EUROPE, P507
[4]   A survey of Flash Translation Layer [J].
Chung, Tae-Sun ;
Park, Dong-Joo ;
Park, Sangwon ;
Lee, Dong-Ho ;
Lee, Sang-Won ;
Song, Ha-Joo .
JOURNAL OF SYSTEMS ARCHITECTURE, 2009, 55 (5-6) :332-343
[5]   DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings [J].
Gupta, Aayush ;
Kim, Youngjae ;
Urgaonkar, Bhuvan .
ACM SIGPLAN NOTICES, 2009, 44 (03) :229-240
[6]   Superblock FTL: A Superblock-Based Flash Translation Layer with a Hybrid Address Translation Scheme [J].
Jung, Dawoon ;
Kang, Jeong-Uk ;
Jo, Heeseung ;
Kim, Jin-Soo ;
Lee, Joonwon .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2010, 9 (04)
[7]  
KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
[8]  
Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
[9]   A log buffer-based flash translation layer using fully-associative sector translation [J].
Lee, Sang-Won ;
Park, Dong-Joo ;
Chung, Tae-Sun ;
Lee, Dong-Ho ;
Park, Sangwon ;
Song, Ha-Joo .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2007, 6 (03) :18
[10]   A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems [J].
Liu, Duo ;
Wang, Yi ;
Qin, Zhiwei ;
Shao, Zili ;
Guan, Yong .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (06) :1094-1107