Concurrent Test of Reconfigurable Scan Networks for Self-Aware Systems

被引:3
作者
Wang, Chih-Hao [1 ]
Lylina, Natalia [2 ]
Atteya, Ahmed [2 ]
Hsieh, Tong-Yu [1 ]
Wunderlich, Hans-Joachim [2 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan
[2] Univ Stuttgart, Inst Comp Architecture & Comp Engn ITI, Stuttgart, Germany
来源
2021 IEEE 27TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS) | 2021年
关键词
Self-Aware Systems; Reconfigurable Scan Networks; Systems-on-a-Chip; Test; Online Test; Concurrent Test; DIAGNOSIS;
D O I
10.1109/IOLTS52814.2021.9486710
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Self-aware and safety-critical hardware/software systems rely on a variety of embedded instruments, sensors, monitors and design-for-test circuitry to check the system integrity. The access to these internal instruments is supported by standards commonly called iJTAG and employs so called reconfigurable scan networks (RSNs), which are more and more used at runtime, too. They collect periodically and also concurrently the information on the circuit's health state and deliver it to some dependability management unit. The integrity of RSNs is essential for the dependability of self-aware systems and can be ensured by a combination of periodic and concurrent test methods of the RSN itself. The paper at hand presents the first concurrent online test method for RSNs by adding a brief integrity test to each access operation. The presented scheme includes a hardware extension of negligible size, supports offline test, diagnosis and post-silicon validation as well, and is further referred as ROSTI : RSN Online/Offline Self-Test Infrastructure. It exploits the original RSN control signals and does not require any modification of the underlying RSN. The hardware costs are independent of the size of the RSN, and ROSTI is flexible for generating different test sequences for different types of faults. The experimental results validate these characteristics and show that ROSTI is highly scalable.
引用
收藏
页数:7
相关论文
共 21 条
  • [1] FAULT SAMPLING REVISITED
    AGRAWAL, V
    KATO, H
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (04): : 32 - 35
  • [2] [Anonymous], 2013, IEEE Std 1149.1-2013, P1, DOI [10.1109/IEEESTD.2013.6515989, DOI 10.1109/IEEESTD.2013.6515989]
  • [3] [Anonymous], 2014, IEEE Std 145-2013, DOI [10.1109/IEEESTD.2014.6755433, DOI 10.1109/IEEESTD.2014.6804630, DOI 10.1109/IEEESTD.2014.6837414]
  • [4] Baranowski R, 2012, INT TEST CONF P
  • [5] Reconfigurable Scan Networks: Modeling, Verification, and Optimal Pattern Generation
    Baranowski, Rafal
    Kochte, Michael A.
    Wunderlich, Hans-Joachim
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (02)
  • [6] Brandhofer S, 2020, DES AUT TEST EUROPE, P798, DOI 10.23919/DATE48585.2020.9116525
  • [7] Cantoro R, 2015, ASIAN TEST SYMPOSIUM, P211, DOI [10.1109/ATS.2015.7447934, 10.1109/ATS.2015.46]
  • [8] Cheng WT, 2019, IEEE VLSI TEST SYMP
  • [9] Crouch A. L., 2020, PROC IEEE EUROPEAN T, P1
  • [10] A technique for fault diagnosis of defects in scan chains
    Guo, RF
    Venkatarman, S
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 268 - 277