An FPGA-Based Malicious DNS Packet Detection Tool

被引:0
|
作者
Thomas, Brennon [1 ]
Mullins, Barry [1 ]
机构
[1] USAF, Inst Technol, Wright Patterson AFB, OH 45433 USA
来源
PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY | 2010年
关键词
DNS; FPGA; Virtex; exfiltration; botnet; tunnel;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Billions and billions of packets traverse government and military networks every day. Often, these packets have legitimate destinations such as buying a book at amazon. com or downloading open source code using a File Transfer Protocol program. Unfortunately, the past few years have seen a massive increase in malicious, illegal, and suspicious traffic. One example is abusing the Domain Name System (DNS) protocol to exfiltrate sensitive data, establish backdoor tunnels, or control botnets. To counter this abuse and provide better incident detection, a physical hardware system is under development to detect these suspicious DNS packets. The system is constructed on a Xilinx Virtex-II Pro Field Programmable Gate Array (FPGA) and is based on a system originally developed to detect BitTorrent and Voice over Internet Protocol packets of interest. The first iteration prototype is limited in both processing speed (300 MHz) and by a 100 Mbps Ethernet interface. Despite the hardware shortfalls, preliminary experiments are promising for the system. The system inspects each packet, determines if it is a DNS packet, compares the first four characters of the lowest level domain against a DNS whitelist, and if the domain is not allowed, logs it for further analysis. The first experiment resulted in 100% malicious packet detection under an 88 Mbps network utilization. In the experiment, 50 malicious DNS packets were sent at one second intervals while the network was flooded with NetBIOS traffic. The second experiment resulted in an average of 91% malicious packet detection under an 88.7 Mbps network utilization. In the experiment, 2000 malicious DNS packets were sent as fast as possible while the network was flooded with non-malicious DNS traffic. For both experiments, DNS whitelist sizes of 1K, 10K, and 100K were used. Future work will focus on transferring the system to the Virtex-5 FPGA which contains a 550 MHz processor and a 1 Gbps Ethernet interface. In addition, the DNS whitelist size will be increased until the system fails to detect 50% of packets of interest. The goal is to determine if the system can be scaled to gigabit network speeds while also handling larger DNS whitelist sizes. The system seeks to aid network defenders in identifying and tracking malicious DNS packets traversing government networks while also providing better incident response awareness.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 50 条
  • [21] DETECTION OF MALICIOUS DNS AND WEB SERVERS USING GRAPH-BASED APPROACHES
    Jia, Jinyuan
    Dong, Zheng
    Li, Jie
    Stokes, Jack W.
    2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), 2021, : 2625 - 2629
  • [22] Exploration of FPGA-Based Packet Switches for Rack-Scale Computers on a Board
    Han, Jong Hun
    Manihatty-Bojan, Neelakandan
    Moore, Andrew W.
    2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 133 - 133
  • [23] A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
    Jiang, Weirong
    Prasanna, Viktor K.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 24 - 31
  • [24] An FPGA-Based Hardware Implementation of Visual based Fall Detection
    Ong, Peng Shen
    Ooi, Chee Pun
    Chang, Yoong Choon
    Karuppiah, Ettikan K.
    Tahir, Shahirina Mohd
    2014 IEEE REGION 10 SYMPOSIUM, 2014, : 397 - 402
  • [25] FPGA-Based Detection of QRS Complexes in ECG Signal
    El Hassen, Amina
    Histace, Aymeric
    Terosiet, Mehdi
    Romain, Olivier
    PROCEEDINGS OF THE 2015 CONFERENCE ON DESIGN & ARCHITECTURES FOR SIGNAL & IMAGE PROCESSING, 2015, : 44 - 50
  • [26] FPGA-based Object Detection for Autonomous Driving System
    Harada, Kenichi
    Kanazawa, Kenji
    Yasunaga, Moritoshi
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 465 - 468
  • [27] FPGA-based System for ECG Beat Detection and Classification
    Cvikl, M.
    Zemva, A.
    11TH MEDITERRANEAN CONFERENCE ON MEDICAL AND BIOLOGICAL ENGINEERING AND COMPUTING 2007, VOLS 1 AND 2, 2007, 16 (1-2): : 66 - +
  • [28] An FPGA-Based Hardware Accelerator for Traffic Sign Detection
    Shi, Weijing
    Li, Xin
    Yu, Zhiyi
    Overett, Gary
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1362 - 1372
  • [29] An Adaptive Malicious Domain Detection Mechanism with DNS Traffic
    ShuoXu
    Li, ShuQin
    Meng, Kun
    Wu, LiJun
    Ding, Meng
    PROCEEDINGS OF 2017 VI INTERNATIONAL CONFERENCE ON NETWORK, COMMUNICATION AND COMPUTING (ICNCC 2017), 2017, : 86 - 91
  • [30] HashCache: High-Performance State Tracking for Resilient FPGA-based Packet Processing
    Offel, Michael
    Ley, Andreas
    Hager, Sven
    2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2023, : 364 - 364