An FPGA-Based Malicious DNS Packet Detection Tool

被引:0
|
作者
Thomas, Brennon [1 ]
Mullins, Barry [1 ]
机构
[1] USAF, Inst Technol, Wright Patterson AFB, OH 45433 USA
来源
PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY | 2010年
关键词
DNS; FPGA; Virtex; exfiltration; botnet; tunnel;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Billions and billions of packets traverse government and military networks every day. Often, these packets have legitimate destinations such as buying a book at amazon. com or downloading open source code using a File Transfer Protocol program. Unfortunately, the past few years have seen a massive increase in malicious, illegal, and suspicious traffic. One example is abusing the Domain Name System (DNS) protocol to exfiltrate sensitive data, establish backdoor tunnels, or control botnets. To counter this abuse and provide better incident detection, a physical hardware system is under development to detect these suspicious DNS packets. The system is constructed on a Xilinx Virtex-II Pro Field Programmable Gate Array (FPGA) and is based on a system originally developed to detect BitTorrent and Voice over Internet Protocol packets of interest. The first iteration prototype is limited in both processing speed (300 MHz) and by a 100 Mbps Ethernet interface. Despite the hardware shortfalls, preliminary experiments are promising for the system. The system inspects each packet, determines if it is a DNS packet, compares the first four characters of the lowest level domain against a DNS whitelist, and if the domain is not allowed, logs it for further analysis. The first experiment resulted in 100% malicious packet detection under an 88 Mbps network utilization. In the experiment, 50 malicious DNS packets were sent at one second intervals while the network was flooded with NetBIOS traffic. The second experiment resulted in an average of 91% malicious packet detection under an 88.7 Mbps network utilization. In the experiment, 2000 malicious DNS packets were sent as fast as possible while the network was flooded with non-malicious DNS traffic. For both experiments, DNS whitelist sizes of 1K, 10K, and 100K were used. Future work will focus on transferring the system to the Virtex-5 FPGA which contains a 550 MHz processor and a 1 Gbps Ethernet interface. In addition, the DNS whitelist size will be increased until the system fails to detect 50% of packets of interest. The goal is to determine if the system can be scaled to gigabit network speeds while also handling larger DNS whitelist sizes. The system seeks to aid network defenders in identifying and tracking malicious DNS packets traversing government networks while also providing better incident response awareness.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 50 条
  • [1] An FPGA-based Priority Packet Queues
    Smekal, David
    Nemeth, Frantisek
    Dvorak, Jan
    IFAC PAPERSONLINE, 2019, 52 (27): : 377 - 381
  • [2] Enhancing Detection of Malicious Traffic Through FPGA-Based Frequency Transformation and Machine Learning
    Hu, Zhenguo
    Hasegawa, Hirokazu
    Yamaguchi, Yukiko
    Shimada, Hajime
    IEEE ACCESS, 2024, 12 : 2648 - 2659
  • [3] Realization of FPGA-based Packet Classification in Embedded System
    Wang Yong-gang
    Zhang Tao
    Zheng Yu-feng
    Yang Yang
    I2MTC: 2009 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3, 2009, : 911 - 915
  • [4] Exploiting Packet-Level Parallelism of Packet Parsing for FPGA-Based Switches
    Li, Junnan
    Han, Biao
    Sun, Zhigang
    Li, Tao
    Wang, Xiaoyan
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2019, E102B (09) : 1862 - 1874
  • [5] DNS dataset for malicious domains detection
    Marques, Claudio
    Malta, Silvestre
    Magalhaes, Joao Paulo
    DATA IN BRIEF, 2021, 38
  • [6] An FPGA-based people detection system
    Nair, V
    Laprise, PO
    Clark, JJ
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1047 - 1061
  • [7] An FPGA-Based People Detection System
    Vinod Nair
    Pierre-Olivier Laprise
    James J. Clark
    EURASIP Journal on Advances in Signal Processing, 2005
  • [8] ccLAB: A Tool for Remote Verification of FPGA-based Circuits
    Garijo, D.
    Senhadji, R.
    IEEE LATIN AMERICA TRANSACTIONS, 2016, 14 (03) : 1115 - 1121
  • [9] FPGA-based amplitude and phase detection in DLLRF
    刘熔
    王峥
    潘卫民
    王光伟
    林海英
    沙鹏
    曾日华
    中国物理C, 2009, 33 (07) : 594 - 598
  • [10] FPGA-Based Vehicle Detection and Tracking Accelerator
    Zhai, Jiaqi
    Li, Bin
    Lv, Shunsen
    Zhou, Qinglei
    SENSORS, 2023, 23 (04)