A Programmable 0.7-2.7 GHz Direct ΔΣ Receiver in 40 nm CMOS

被引:28
作者
Englund, Mikko [1 ]
Ostman, Kim B. [2 ]
Viitala, Olli [1 ]
Kaltiokallio, Mikko [3 ]
Stadius, Kari [1 ]
Koli, Kimmo [4 ]
Ryynanen, Jussi [1 ]
机构
[1] Aalto Univ, Dept Micro & Nanosci, Espoo 02150, Finland
[2] Nokia Technol Oy, Espoo 02610, Finland
[3] TDK Nord Oy, Espoo 02150, Finland
[4] Huawei Technol Oy, Helsinki 00180, Finland
关键词
Blocker filtering; continuous-time; delta-sigma modulation; direct conversion receivers; direct delta-sigma receiver; frequency-translating; N-path filtering; noise shaping; RF sampling; wideband; FRONT-END; ADC;
D O I
10.1109/JSSC.2015.2397193
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a wideband direct Delta Sigma receiver for the 0.7-2.7 GHz frequency range. The architecture embeds a wideband direct-conversion RF front-end into a continuous-time feedback Delta Sigma modulator, which initiates the analog-to-digital conversion of the selected channel already at the RF nodes. A feedback-type architecture enables simultaneous filtering of nearby interfering signals. The inductorless 40 nm CMOS receiver supports programmable Delta Sigma modulator coefficients and RF channel bandwidths up to 20 MHz. The receiver consumes 90 mW from a 1.1 V supply, and it provides a peak SNDR of 46 dB, NF of 5.9-8.8 dB, and an IIP3 of -2 dBm.
引用
收藏
页码:644 / 655
页数:12
相关论文
共 31 条
[1]   A Filtering ΔΣ ADC for LTE and Beyond [J].
Andersson, Mattias ;
Anderson, Martin ;
Sundstrom, Lars ;
Mattisson, Sven ;
Andreani, Pietro .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (07) :1535-1547
[2]   A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface [J].
Andrews, Caroline ;
Molnar, Alyosha C. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) :2696-2708
[3]  
[Anonymous], 1996, DELTA SIGMA DATA CON
[4]   Optimized Multistandard RF Subsampling Receiver Architecture [J].
Barrak, Rim ;
Ghazel, Adel ;
Ghannouchi, Fadhel .
IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2009, 8 (06) :2901-2909
[5]  
Borremans Jonathan, 2013, 2013 Symposium on VLSI Circuits, pC146
[6]   A 0.5-to-3 GHz Software-Defined Radio Receiver Using Discrete-Time RF Signal Processing [J].
Chen, Run ;
Hashemi, Hossein .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (05) :1097-1111
[7]  
Cherry J.A., 2000, CONTINUOUS TIME DELT
[8]   Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey [J].
de la Rosa, Jose M. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (01) :1-21
[9]  
Englund M., 2014, ISSCC DIG TECH PAP I, P470
[10]  
Englund M, 2012, IEEE INT NEW CIRC, P277, DOI 10.1109/NEWCAS.2012.6329010