Multigigahertz TSPC circuits in deep submicron CMOS

被引：0
|
作者：
Yuan, J
Svensson, C
机构：
[1] Univ Lund, Dept Appl Elect, S-22100 Lund, Sweden
[2] Linkoping Univ, Dept Phys & Measurement Technol, S-58183 Linkoping, Sweden
来源：
PHYSICA SCRIPTA | 1999年 / T79卷
关键词：
D O I：
10.1238/Physica.Topical.079a00283
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
Three circuits, two dividers and one accumulator, using the true single phase clocking (TSPC) technique were constructed in a partially scaled 0.1 mu M CMOS process. In the paper, the device model and the circuit design am described, and simulation and measurement results are given. Multigigahertz working frequencies are demonstrated at a circuit level by the combination of advanced CMOS technology and circuit technique.
引用
收藏
页码：283 / 286
页数：4
相关论文
共 50 条
  • [41] The use of extended TSPC CMOS structures to build circuits with doubled input/output data throughput
    Navarro, J
    Van Noije, WAM
    13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 228 - 233
  • [42] Accurate technology independent models for submicron CMOS and BiCMOS circuits
    Cocchini, P
    Piccinini, G
    Zamboni, M
    MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 1267 - 1270
  • [43] The impact of transistor sizing on power efficiency in submicron CMOS circuits
    Rogenmoser, R
    Kaeslin, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) : 1142 - 1145
  • [44] Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: Practical design aspects
    Anelli, G
    Campbell, M
    Delmastro, M
    Faccio, F
    Florian, S
    Giraldo, A
    Heijne, E
    Jarron, P
    Kloukinas, K
    Marchioro, A
    Moreira, P
    Snoeys, W
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1999, 46 (06) : 1690 - 1696
  • [45] Signal coding and CMOS gates for combinational functional blocks of very deep submicron self-checking circuits
    Metra, C
    Favalli, M
    Riccò, B
    VLSI DESIGN, 2000, 11 (01) : 23 - 34
  • [46] Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits
    Huang, Zhangcai
    Li, Na
    Huang, Sui
    Inoue, Yasuaki
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1154 - +
  • [47] Deep submicron CMOS for millimeter wave power applications
    Ferndahl, Mattias
    Nemati, Hossein
    Parvais, Bertrand
    Zirath, Herbert
    Decoutere, Stefaan
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2008, 18 (05) : 329 - 331
  • [48] Sensing design issues in deep submicron CMOS SRAMs
    Natarajan, A
    Shankar, V
    Maheshwari, A
    Burleson, W
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 42 - 45
  • [49] Submicron CMOS isolation technique using deep trenches
    1600, Electrochemical Soc Inc, Manchester, NH, USA (89):
  • [50] Radiation hardening of ASICs in deep submicron CMOS technologies
    Szczygiel, R
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS III, 2005, 5775 : 103 - 110
12345