Multigigahertz TSPC circuits in deep submicron CMOS

被引：0
|
作者：
Yuan, J
Svensson, C
机构：
[1] Univ Lund, Dept Appl Elect, S-22100 Lund, Sweden
[2] Linkoping Univ, Dept Phys & Measurement Technol, S-58183 Linkoping, Sweden
来源：
PHYSICA SCRIPTA | 1999年 / T79卷
关键词：
D O I：
10.1238/Physica.Topical.079a00283
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
Three circuits, two dividers and one accumulator, using the true single phase clocking (TSPC) technique were constructed in a partially scaled 0.1 mu M CMOS process. In the paper, the device model and the circuit design am described, and simulation and measurement results are given. Multigigahertz working frequencies are demonstrated at a circuit level by the combination of advanced CMOS technology and circuit technique.
引用
收藏
页码：283 / 286
页数：4
相关论文
共 50 条
  • [31] Experimental studies on deep submicron CMOS scaling
    IBM Corp, Fishkill, United States
    Semicond Sci Technol, 7 (816-820):
  • [32] Analysis of harmonic distortion in deep submicron CMOS
    Bucher, M
    Bazigos, A
    Nastos, N
    Papananos, Y
    Krummenacher, F
    Yoshitomi, S
    ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, 2004, : 395 - 398
  • [33] Leakage scaling in deep submicron CMOS for SoC
    Lin, YS
    Wu, CC
    Chang, CS
    Yang, RP
    Chen, WM
    Liaw, JJ
    Diaz, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) : 1034 - 1041
  • [34] An introduction to deep submicron CMOS for vertex applications
    Campbell, M
    Anelli, G
    Cantatore, E
    Faccio, F
    Heijne, EHM
    Jarron, P
    Santiard, JC
    Snoeys, W
    Wyllie, K
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2001, 473 (1-2): : 140 - 145
  • [35] Interconnect strategies for deep submicron CMOS manufacture
    Mark, C
    Rose, K
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 413 - 418
  • [36] Transition time modeling in deep submicron CMOS
    Maurine, P
    Rezzoug, M
    Azemard, N
    Auvergne, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) : 1352 - 1363
  • [37] Single event transients in deep submicron CMOS
    Hass, KJ
    Gambles, JW
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 122 - 125
  • [38] Deep submicron CMOS technologies for the LHC experiments
    Jarron, P
    Anelli, G
    Calin, T
    Cosculluela, J
    Campbell, B
    Delmastro, M
    Faccio, F
    Giraldo, A
    Heijne, E
    Kloukinas, K
    Letheren, M
    Nicolaidis, M
    Moreira, P
    Paccagnella, A
    Marchioro, A
    Snoeys, W
    Velazco, R
    NUCLEAR PHYSICS B-PROCEEDINGS SUPPLEMENTS, 1999, 78 : 625 - 634
  • [39] Leakage control for deep-submicron circuits
    Roy, K
    Mahmoodi-Meimand, H
    Mukhopadhyay, S
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 135 - 146
  • [40] LP/LV circuits in the deep submicron area
    Borel, J
    1997 2ND IEEE-CAS REGION 8 WORKSHOP ON ANALOG AND MIXED IC DESIGN, PROCEEDINGS, 1997, : 8 - 13
12345