Multigigahertz TSPC circuits in deep submicron CMOS

被引：0
|
作者：
Yuan, J
Svensson, C
机构：
[1] Univ Lund, Dept Appl Elect, S-22100 Lund, Sweden
[2] Linkoping Univ, Dept Phys & Measurement Technol, S-58183 Linkoping, Sweden
来源：
PHYSICA SCRIPTA | 1999年 / T79卷
关键词：
D O I：
10.1238/Physica.Topical.079a00283
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
Three circuits, two dividers and one accumulator, using the true single phase clocking (TSPC) technique were constructed in a partially scaled 0.1 mu M CMOS process. In the paper, the device model and the circuit design am described, and simulation and measurement results are given. Multigigahertz working frequencies are demonstrated at a circuit level by the combination of advanced CMOS technology and circuit technique.
引用
收藏
页码：283 / 286
页数：4
相关论文
共 50 条
  • [21] Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies
    IEEE
    不详
    不详
    不详
    IEEE Trans Semicond Manuf, 4 (396-402):
  • [22] An interconnect transient coupling induced noise susceptibility for dynamic circuits in deep submicron CMOS technology
    Lee, MK
    Darley, MH
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A256 - A259
  • [23] IMPACT OF CLOCK SLOPE ON TRUE SINGLE-PHASE CLOCKED (TSPC) CMOS CIRCUITS
    LARSSON, P
    SVENSSON, C
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 723 - 726
  • [24] On the deembedding issue of CMOS multigigahertz measurements
    Issaoun, Ammar
    Xiong, Yong Zhong
    Shi, Jinglin
    Brinkhoff, James
    Lin, Fujiang
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2007, 55 (09) : 1813 - 1823
  • [25] Combined subthreshold and gate-oxide leakage power reduction in deep-submicron CMOS circuits
    Guindi, RS
    ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 535 - 540
  • [26] Design innovations for multi-gigahertz-rate communication circuits with deep-submicron CMOS technology
    Kurisu, M
    Fukaishi, M
    Asazawa, H
    Nishikawa, M
    Nakamura, K
    Yotsuyanagi, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (03): : 428 - 437
  • [27] Analytical semi-empirical model for SER sensitivity estimation of deep-submicron CMOS circuits
    Heijmen, T
    11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 3 - 8
  • [28] A novel dynamic power cutoff technique (DPCT) for active leakage reduction in deep submicron CMOS circuits
    Yu, Baozhen
    Bushnell, Michael L.
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 214 - 219
  • [29] An Evaluation of CMOS Adders in Deep Submicron Processes
    Gera, Rahul J.
    Hoe, David H. K.
    2012 44TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY (SSST), 2012, : 126 - 129
  • [30] Experimental studies on deep submicron CMOS scaling
    Chen, K
    Hu, C
    Fang, P
    Gupta, A
    Lin, MR
    Wollesen, DL
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1998, 13 (07) : 816 - 820
12345