共 13 条
[1]
Network-on-chip architectures and design methods
[J].
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES,
2005, 152 (02)
:261-272
[3]
Intel, 2006, TECHNOLOGY INTEL MAG
[4]
Performance evaluation of an adaptive FPGA for network applications
[J].
SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING,
2006,
:54-+
[6]
Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling
[J].
32nd International Symposium on Computer Architecture, Proceedings,
2005,
:408-419
[7]
Ravindran K., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P487
[8]
SUN LP, 2003, IEEE INT MIDW S CIRC, V2, P819
[9]
*XIL, 2005, MICROBL PROC REF GUI
[10]
*XIL, 2005, ON CHIP PER BUS V2 0