共 52 条
- [11] Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 1007 - 1018
- [12] Cryogenic MOS Transistor Model [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 3617 - 3625
- [15] Chakraborty Wriddhi, 2019, 2019 Device Research Conference (DRC), P115, DOI 10.1109/DRC46940.2019.9046346
- [16] Cryo-CMOS Electronics for Quantum Computing Applications [J]. 49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 1 - 6
- [17] Charbon E, 2017, ISSCC DIG TECH PAP I, P264, DOI 10.1109/ISSCC.2017.7870362
- [18] Duster J. S, 1993, INT C SOL STAT DEV M, P835
- [19] ELGABRA H, 2019, PROC INT S VLSI TECH, P1
- [20] Enz C., 2020, IEDM, P25