Small Area High Speed Configurable FFT Processor

被引：2

作者：

Zhang, Xiaoyu ^{[1
]}

Chen, Xin ^{[1
]}

Zhang, Ying ^{[1
]}

机构：

[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing, Jiangsu, Peoples R China

来源：

17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019) | 2019年

基金：

中国国家自然科学基金;

关键词：

Fast Fourier Transformation; Radix-2(3) algorithm; Configurable structure;

D O I：

10.1109/icicdt.2019.8790913

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a design of a configurable FFT processor. The processor can support up to 4096-point FFT, using radix-2(3) algorithm which is optimized. The FFT processor can be configured as two structures which are pipeline structure and iterative structure. Pipeline structure is adopted at 512-point FFT operation and below. If FFT points are more than 512, iterative structure will be activated. The method of accessing the memory is also optimized. Because using multiple butterfly unit to process the data in parallel, the throughput can be improved. Finally, the function simulation and verification is made based on FPGA. The result shows that the processor performs well while utilizing less hardware resource.

引用

页数：4

共 50 条

[41] A HIGH-SPEED SMALL-SCALE SIGNAL PROCESSOR
SCHLOSS, HJ
BALLENBERGER, G
SIGNAL PROCESSING, 1981, 3 (01) : 29 - 36
[42] An Energy efficient, High speed Analog FFT Processor for MB-OFDM UWB Receivers
AbouzarFarahmand
MohammadRezaZahabi
2014 INTERNATIONAL CONGRESS ON TECHNOLOGY, COMMUNICATION AND KNOWLEDGE (ICTCK), 2014,
[43] Implementation of 32 k points ultra high speed FFT processor based on FPGA devices
Li, Wei
Sun, Jinping
Wang, Jun
Li, Shaohong
Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2007, 33 (12): : 1440 - 1443
[44] A small-area high-performance 512-point 2-dimensional FFT single-chip processor
Miyamoto, N
Karnan, L
Maruo, K
Kotani, K
Ohmi, T
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 603 - 606
[45] A small-area high-performance 512-point 2-dimensional FFT single-chip processor
Miyamoto, N
Kaman, L
Maruo, K
Kotani, K
Ohmi, T
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 537 - 538
[46] Design of a High-Throughput and Area-Efficient Ultra-Long FFT Processor
Lin, Hong-Ke
Lin, Pin-Han
Liu, Chih-Wei
2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
[47] Design of an area efficient high-speed color FDWT processor
Raghunath, Senthamaraikannan
Aziz, Syed Mahfuzul
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 474 - +
[48] Area-efficient FPGA-based FFT processor
Sansaloni, T
Pérez-Pascual, A
Valls, J
ELECTRONICS LETTERS, 2003, 39 (19) : 1369 - 1370
[49] Low-power, high-speed FFT processor for MB-OFDM UWB application
Liang, Guixuan
He, Danping
de la Torre, Eduardo
Riesgo, Teresa
VLSI CIRCUITS AND SYSTEMS V, 2011, 8067
[50] A small-area inductorless configurable wideband LNA with high dynamic range
Trulls, Xavier
Mateo, Diego
Bofill, Adria
MICROELECTRONICS JOURNAL, 2012, 43 (03) : 198 - 204

← 1 2 3 4 5 →