Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the-presence of process variation

被引:78
作者
Chen, T [1 ]
Naffziger, S
机构
[1] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA
[2] Hewlett Packard Corp, VLSI Technol Div, Ft Collins, CO 80527 USA
关键词
adjustable back bias (ABB); adjustable supply voltage (ASV); process variation; product binning; yield;
D O I
10.1109/TVLSI.2003.817120
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Process variations as a percentage of nominal delay and power consumption are becoming more and more severe with continuing scaling of VLSI technology. The worsening process variation causes increased variability in performance, power, and reliability. of VLSI circuits. Thus, performance and power consumption targets obtained during the design phase of VLSI circuits, may significantly deviate from that of actual silicon resulting in significant yield losses. Adaptive body bias (ABB) has been shown to be an effective method of postsilicon tuning to reduce variability under the presence of process variation. Post silicon tuning can also be accomplished by using adaptive supply voltage (ASV). This paper compares the effectiveness of ABB and ASV in reducing variability and improving performance and power, and thus, yield.
引用
收藏
页码:888 / 899
页数:12
相关论文
共 29 条
[1]  
BONING D, 1998, P INT C CHAR METR UL, P395
[2]   Statistical metrology: Understanding spatial variation in semiconductor manufacturing [J].
Boning, DS ;
Chung, JE .
MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS II, 1996, 2874 :16-26
[3]  
Bowman K. A., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P278, DOI 10.1109/ISSCC.2001.912637
[4]   A dynamic voltage scaled microprocessor system [J].
Burd, TD ;
Pering, TA ;
Stratakos, AJ ;
Brodersen, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) :1571-1580
[5]  
Burnett D, 1995, P SOC PHOTO-OPT INS, V2636, P83, DOI 10.1117/12.221151
[6]   On gate level power optimization using dual-supply voltages [J].
Chen, CH ;
Srivastava, A ;
Sarrafzadeh, M .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) :616-629
[7]   Back-gate bias enhanced band-to-band tunneling leakage in scaled MOSFET's [J].
Chen, MJ ;
Huang, HT ;
Hou, CS ;
Yang, KN .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (04) :134-136
[8]   Timing yield estimation from static timing analysis [J].
Gattiker, A ;
Nassif, S ;
Dinakar, R ;
Long, C .
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, :437-442
[9]   A 288K CMOS PSEUDOSTATIC RAM [J].
KAWAMOTO, H ;
SHINODA, T ;
YAMAGUCHI, Y ;
SHIMIZU, S ;
OHISHI, K ;
TANIMURA, N ;
YASUI, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) :619-623
[10]   An efficient digital sliding controller for adaptive power supply regulation [J].
Kim, JH ;
Horowitz, M .
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :133-136