Evaluation and Reduction of Signal Integrity Issues in Multiwalled Carbon Nanotube On-Chip VLSI Interconnects

被引:11
|
作者
Mudavath, Raju [1 ]
Naik, Bhukya Rajendra [1 ]
Raj, Jeripotula Praneet [1 ]
机构
[1] Osmania Univ, Univ Coll Engn, Dept Elect & Commun Engn, Hyderabad, Telangana, India
关键词
NEXT-GENERATION INTERCONNECTS; RLC INTERCONNECTS; PERFORMANCE; MODEL;
D O I
10.1149/2162-8777/ac1c5b
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Due to advancements in device scaling in very-large-scale integration (VLSI) technology, signal integrity (SI) issues play a major role to determining the performance of on-chip interconnects in high-speed digital circuits. The main SI issues are delays, peak voltage noise effects, crosstalk, and timing uncertainties. Here, the SI issues of the coupled multi-walled carbon nanotube (MWCNT) on-chip interconnects are evaluated with and without the effect of shielding technique and compared to the copper interconnects. The MWCNT exhibits an average of 47.9% smaller propagation delays than Cu in dynamic crosstalk conditions. Further, for crosstalk reduction, the active shielding (AS) and passive shielding (PS) techniques are proposed. With the AS and PS techniques, the MWCNT interconnects experience a decreased delay by 46.8% and 30.15% compared to without shielding technique, respectively. Moreover, the AS exhibits smaller crosstalk effects than the PS technique due to its input switching activities on shielded lines. In addition, the quality of the signal (QoS) and Intersymbol interference (ISI) noise effects of coupled MWCNT interconnect with and without shielding is evaluated. Finally, to improve the QoS and reduce the ISI effects, the decision feedback equalizer with the least mean square adaptive algorithm is implemented at the receiver end.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Signal Integrity Analysis of Carbon Nanotube on-chip Interconnects
    Chiariello, A. G.
    Maffucci, A.
    Miano, G.
    2009 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2009, : 33 - +
  • [2] Signal integrity analysis of bundled carbon nanotubes as futuristic on-chip interconnects
    Pathade, Takshashila
    Agrawal, Yash
    Parekh, Rutu
    Palaparthy, Vinay
    MATERIALS TODAY-PROCEEDINGS, 2021, 43 : 3874 - 3879
  • [3] Carbon-nanotube-based wireless on-chip interconnects
    Franck, P.
    Baillargeat, D.
    Tay, B. K.
    2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [4] Performance Modeling for carbon nanotube interconnects in on-chip power distribution
    Naeemi, Azad
    Huang, Gang
    Meindl, James D.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 420 - +
  • [5] Recent Progress and Challenges Regarding Carbon Nanotube On-Chip Interconnects
    Xu, Baohui
    Chen, Rongmei
    Zhou, Jiuren
    Liang, Jie
    MICROMACHINES, 2022, 13 (07)
  • [6] Modelling and delay analysis of on-chip differential carbon nanotube interconnects
    Cheng, Zi-Han
    Zhao, Wen-Sheng
    Wang, Da-Wei
    Wang, Jing
    Dong, Linxi
    Wang, Gaofeng
    MICRO & NANO LETTERS, 2019, 14 (05) : 505 - 510
  • [7] Reliability of Wireless On-Chip Interconnects Based on Carbon Nanotube Antennas
    Nojeh, A.
    Pande, P.
    Ganguly, A.
    Sheikhaei, S.
    Belzer, B.
    Ivanov, A.
    2008 IEEE 14TH INTERNATIONAL MIXED-SIGNALS, SENSORS, AND SYSTEMS TEST WORKSHOP, 2008, : 182 - +
  • [8] Modeling carbon nanotube bundles for future on-chip nano-interconnects
    Chiariello, Andrea G.
    Maffucci, Antonio
    Miano, Giovanni
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [9] Electrical Modeling of On-Chip Copper-Carbon Nanotube Composite Interconnects
    Gao, Xuan
    Zheng, Jie
    Zhao, Wen-Sheng
    Wang, Gaofeng
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 229 - 231
  • [10] Importance of on-chip inductance in designing RLC VLSI interconnects
    Awwad, FR
    Lammoshi, T
    Nekili, M
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 177 - 180