A High Performance Hardware Implementation Image Encryption With AES Algorithm

被引：4
|
作者：
Farmani, Ali [1 ]
Jafari, Mohamad [1 ]
Miremadi, Seyed Sohrab [1 ]
机构：
[1] Univ Tabriz, Tabriz, Iran
来源：
THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011) | 2011年 / 8009卷
关键词：
Advanced Encryption Standard(AES); Pipelining; Image Encryption; Decryption;
D O I：
10.1117/12.896659
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
This paper describes implementation of a high-speed encryption algorithm with high throughput for encrypting the image. Therefore, we select a highly secured symmetric key encryption algorithm AES(Advanced Encryption Standard), in order to increase the speed and throughput using pipeline technique in four stages, control unit based on logic gates, optimal design of multiplier blocks in mixcolumn phase and simultaneous production keys and rounds. Such procedure makes AES suitable for fast image encryption. Implementation of a 128-bit AES on FPGA of Altra company has been done and the results are as follow: throughput, 6 Gbps in 471MHz. The time of encrypting in tested image with 32(*)32 size is 1.15ms.
引用
收藏
页数：7
相关论文
共 50 条
  • [31] The Implementation of AES-CMAC Authenticated Encryption Algorithm on FPGA
    Pirzada, Syed Jahanzeb Hussain
    Murtaza, Abid
    Hasan, Muhammad Noman
    Xu, Tongge
    Liu Jianwei
    2019 IEEE 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING TECHNOLOGY (CCET), 2019, : 193 - 197
  • [32] Hardware Implementation of a Chaos Based Image Encryption Using High-Level Synthesis
    Sharifian, Saeed M. M.
    Rashtchi, Vahid
    Azarpeyvand, Ali
    2021 29TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2021, : 165 - 169
  • [33] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [34] Hardware Implementation of AES Algorithm with Logic S-box
    Oukili, Soufiane
    Bri, Seddik
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (09)
  • [35] A Novel Image Encryption Algorithm using AES and Visual Cryptography
    Kalubandi, Venkata Krishna Pavan
    Vaddi, Hemanth
    Ramineni, Vishnu
    Loganathan, Agilandeeswari
    PROCEEDINGS ON 2016 2ND INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2016, : 808 - 813
  • [36] An Algorithm of Image Encryption based on AES & Rossler Hyperchaotic Modeling
    Yi, Guohong
    Cao, Zhichao
    MOBILE NETWORKS & APPLICATIONS, 2023, 29 (5): : 1451 - 1459
  • [37] An image encryption method based on chaos system and AES algorithm
    Alireza Arab
    Mohammad Javad Rostami
    Behnam Ghavami
    The Journal of Supercomputing, 2019, 75 : 6663 - 6682
  • [38] An image encryption method based on chaos system and AES algorithm
    Arab, Alireza
    Rostami, Mohammad Javad
    Ghavami, Behnam
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (10): : 6663 - 6682
  • [39] Implementation of High Performance Hardware Architecture of OpenSURF Algorithm on FPGA
    Fan, Xitian
    Wu, Chenlu
    Cao, Wei
    Zhou, Xuegong
    Wang, Shengye
    Wang, Lingli
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 152 - 159
  • [40] Hardware Implementation of Encryption Image Using Xilinx System Generator
    Dridi, Manel
    Hajjaji, Mohamed Ali
    Mtibaa, Abdellatif
    2016 17TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA'2016), 2016, : 772 - 775
12345