共 50 条
- [1] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
- [2] Hardware/software implementation 3-way algorithm for image encryption SECURITY AND WATERMARKING OF MULTIMEDIA CONTENTS II, 2000, 3971 : 274 - 283
- [3] FPGA Implementation of Chaotic based AES Image Encryption Algorithm 2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING APPLICATIONS (ICSIPA), 2015, : 574 - 577
- [4] High Performance Hardware Implementation of AES Using Minimal Resources 2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 338 - 343
- [5] Implementation IDEA algorithm for image encryption MATHEMATICS AND APPLICATIONS OF DATA/IMAGE CODING, COMPRESSION, AND ENCRYPTION III, 2000, 4122 : 1 - 9
- [6] A Modified AES Based Algorithm for Image Encryption PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 21, 2007, 21 : 206 - +
- [7] FPGA Implementation and Design of a Hybrid Chaos-AES Color Image Encryption Algorithm SYMMETRY-BASEL, 2020, 12 (02):
- [8] Image encryption with the AES algorithm in wireless sensor network 2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), 2016, : 41 - 45
- [9] A Novel Image Encryption Algorithm using AES and Visual Cryptography PROCEEDINGS ON 2016 2ND INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2016, : 808 - 813
- [10] Hardware Implementation of a Chaos Based Image Encryption Using High-Level Synthesis 2021 29TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2021, : 165 - 169