共 143 条
- [1] Reliability and Performance of CMOS-Compatible Multi-Level Graphene Interconnects Incorporating Vias [J]. 2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
- [3] Ajayan Pulickel, 2016, Physics Today, V69, P38, DOI 10.1063/PT.3.3297
- [4] Electrical contacts to two-dimensional semiconductors [J]. NATURE MATERIALS, 2015, 14 (12) : 1195 - 1205
- [5] PROPOSAL FOR SURFACE TUNNEL TRANSISTORS [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1992, 31 (4B): : L455 - L457
- [10] Nonvolatile Memory Cells Based on MoS2/Graphene Heterostructures [J]. ACS NANO, 2013, 7 (04) : 3246 - 3252