Implementation of Super-Resolution Algorithm on FPGA

被引：0

作者：

Hurdale, Sharayu ^{[1
]}

Khandekar, Prasad ^{[1
]}

机构：

[1] Vishwakarma Inst Informat Technol, Dept Elect & Tele Commun, Pune, Maharashtra, India

来源：

2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC) | 2015年

关键词：

Super-resolution; FPGA (Field Programmable Gate Array); Higher resolution image;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Super resolution technique gives an effective way to increase image resolution. Lower resolution is converted into higher resolution. By proposed super resolution algorithm, image is resolved sixteen times. This paper presents a FPGA (Field Programmable Gate Array) implementation of super resolution algorithm. FPGA is used because of its various advantages. In super resolution image size is increased by adopting information from input image itself. Using this algorithm image can be resolved up-to 2x, 4x, 8x and 16x.

引用

页码：301 / 303

页数：3

共 10 条

[1] Single-Image Super-Resolution via Linear Mapping of Interpolated Self-Examples
Bevilacqua, Marco
Roumy, Aline
Guillemot, Christine
Morel, Marie-Line Alberi
[J]. IEEE TRANSACTIONS ON IMAGE PROCESSING, 2014, 23 (12) : 5334 - 5347
[2] Computer vision applied to super resolution
Capel, D
Zisserman, A
[J]. IEEE SIGNAL PROCESSING MAGAZINE, 2003, 20 (03) : 75 - 86
[3] Statistical analysis of the LMS algorithm applied to super-resolution image reconstruction
Costa, Guilherme Holsbach
Moreira Bermudez, Jose Carlos
[J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2007, 55 (05) : 2084 - 2095
[4] Dang Chinh, 2014, IEEE SIGNAL PROCESS, V21
[5] Dewitt Don, 2010, IEEE T NUCL SCI, V57
[6] Fang Jun, 2014, IEEE SIGNAL PROCESSI, V21
[7] Ling Feng, 2014, IEEE J APPL EARTH OB, V7
[8] Su H., 2012, IEEE T IMAGE PROCESS, V21
[9] Szydzik Tomasz, 2011, IEEE T IMAGE PROCESS, V57
[10] Wang Linchun, 2013, LUBES FUELS, V23, P8

← 1 →