DC-DC converter with interleaved current doublers and parallel connected transformers' scheme

被引:11
作者
Abu-Qahouq, J. A. [1 ,3 ]
Mao, H. [2 ,5 ]
Zhou, H. [3 ,4 ]
Batarseh, I. [3 ]
机构
[1] Univ Alabama, Dept Elect & Comp Engn, Tuscaloosa, AL 35487 USA
[2] Astec Power Adv Technol, Div Emerson Network Power, Andover, MA 01810 USA
[3] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[4] Delphi Elect & Safety, Kokomo, IN 46902 USA
[5] Linear Technol Corp, Milpitas, CA 95035 USA
关键词
DC transformers - Transient analysis - Topology - Electric inverters;
D O I
10.1049/iet-pel:20070090
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Interleaving method for point-of-load (POL) isolated DC DC converter topologies is presented to improve conversion efficiency, thermal management and transient response by utilising current sharing between switches and magnetics and by operating the secondary-side switches at a lower switching frequency than the primary-side switches. Moreover, in the presented interleaving method, both primary and secondary sides of the isolation transformers are connected in parallel, allowing current sharing at both primary and secondary sides, while utilising a simple primary side. Theoretical analysis, simulation and experimental results are presented to verify the proposed topology and control method. It is expected that this topology will be a good competitor for low-voltage high-current POL DC DC converter applications in present and future generation integrated circuits for communication and computer systems.
引用
收藏
页码:27 / 37
页数:11
相关论文
共 20 条
[1]  
Abu Qahouq Jaber, 2007, IEEE APPL POW EL C E
[2]  
ABUQAHOUQ J, 2003, THESIS U CENTRAL FLO
[3]  
ABUQAHOUQ JA, 2002, IEEE 33 ANN POW EL S, V4, P1576
[4]   Half-bridge CLL resonant rectifier with quantum mode control [J].
Castilla, M ;
de Vicuña, LG ;
Guerrero, JM ;
Miret, J ;
Matas, J .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2005, 152 (03) :543-550
[5]   Novel half-bridge resonant converter topology realized by adjusting transformer parameters [J].
Chakraborty, C ;
Ishida, M ;
Hori, Y .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (01) :197-205
[6]   A new active clamping zero-voltage switching PWM current-fed half-bridge converter [J].
Han, SK ;
Yoon, HK ;
Moon, GW ;
Youn, MJ ;
Kim, YH ;
Lee, KH .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (06) :1271-1279
[7]   Analysis and design of non-dissipative active clamp for forward converters [J].
Karvelis, GA ;
Manolarou, MD ;
Malatestas, R ;
Manias, SN .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2001, 148 (05) :419-424
[8]   Full-bridge soft switching PWM converter with saturable inductors at the secondary side [J].
Kwon, BH ;
Kim, JH ;
Jeong, GY .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 1999, 146 (01) :117-122
[9]   Zero-voltage-switching half-bridge DC-DC converter with modified PWM control method [J].
Mao, H ;
Abu-Qahouq, J ;
Luo, SG ;
Batarseh, I .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (04) :947-958
[10]   Design and performance evaluation of low-voltage/high-current dc/dc on-board modules [J].
Panov, Y ;
Jovanovic, MM .
APEC'99: FOURTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, CONFERENCE PROCEEDINGS, VOLS 1 & 2, 1999, :545-552