A Multi-GHz Area-Efficient Comparator with Dynamic Offset Cancellation

被引：0

作者：

Kong, Lingkai ^{[1
]}

Lu, Yue ^{[1
]}

Alon, Elad ^{[1
]}

机构：

[1] Univ Calif Berkeley, Dept EECS, Berkeley Wireless Res Ctr, Berkeley, CA 94704 USA

来源：

2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we propose a dynamic impedance modulation technique to significantly improve the speed of comparators utilizing dynamic-offset-cancellation (DOC). Measurements from a 65nm test-chip show that DOC comparators utilizing the proposed technique achieve 6X lower input-referred offset and 9X better power supply noise rejection than a traditional StrongArm comparator with only a 20% speed penalty at identical core comparator area (98 mu m(2)) while dissipating 455 mu W.

引用

页数：4

共 50 条

[31] Experimental results and die area efficient self-shielded on-chip vertical solenoid inductors for multi-GHz CMOS RFIC
Tsui, HY
Lau, J
2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 243 - 246
[32] A high-efficient dynamic comparator with low-offset in weak inversion region
Fan, Hua
Lei, Peng
Yang, Jingxuan
Feng, Quanyuan
Wei, Qi
Su, Huaying
Wang, Guosong
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (01) : 175 - 183
[33] Multi-GHZ energy-efficient asynchronous pipelined circuits in MOS current mode logic
Kwan, TW
Shams, M
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 645 - 648
[34] A New Area-efficient FIR Filter Design Algorithm by Dynamic Programming
Zhao, Juan
Wang, Yujia
Chen, Jiajia
Feng, Feng
2016 24TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2016, : 1853 - 1856
[35] An area-efficient 5-GHz multiple receiver RFIC for MIMO WLAN applications
Khuon, Lunal
Sodini, Charles G.
2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2006, : 89 - 92
[36] An area-efficient 5-GHz multiple receiver RFIC for MIMO WLAN applications
Khuon, Lunal
Sodini, Charles G.
2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2006, : 107 - +
[37] An Area-efficient Hexagonal Interconnection Network for Multi-core Processors
Kresch, Edward
Wang, Xiaofang
2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 39 - 46
[38] Area-Efficient Universal Code Generator for Multi-GNSS Receivers
Kim, Minsu
Park, Jiwoon
Jo, Gwanghee
Yoo, Hoyoung
ELECTRONICS, 2021, 10 (20)
[39] An Area-Efficient LDPC Decoder For Multi-Standard With Conflict Resolution
Zhou, Changsheng
Ge, Yunlong
Chen, Xubin
Chen, Yun
Zeng, Xiaoyang
ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 105 - 112
[40] Low Power, Area Efficient Dynamic Comparator with Reduced Activity Factor
Shinde, Amol D.
Sharma, Manish
2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,

← 1 2 3 4 5 →