A Multi-GHz Area-Efficient Comparator with Dynamic Offset Cancellation

被引：0

作者：

Kong, Lingkai ^{[1
]}

Lu, Yue ^{[1
]}

Alon, Elad ^{[1
]}

机构：

[1] Univ Calif Berkeley, Dept EECS, Berkeley Wireless Res Ctr, Berkeley, CA 94704 USA

来源：

2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we propose a dynamic impedance modulation technique to significantly improve the speed of comparators utilizing dynamic-offset-cancellation (DOC). Measurements from a 65nm test-chip show that DOC comparators utilizing the proposed technique achieve 6X lower input-referred offset and 9X better power supply noise rejection than a traditional StrongArm comparator with only a 20% speed penalty at identical core comparator area (98 mu m(2)) while dissipating 455 mu W.

引用

页数：4

共 50 条

[21] Area-Efficient Multi-Moduli Squarers for RNS
Bakalis, D.
Vergos, H. T.
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 408 - 411
[22] An Area-Efficient Multi-Rate Digital Decimator
Li, Qi
Shu, Yujun
Chen, Yongzhen
Wu, Jiangfeng
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[23] An Area-Efficient Rectifier with Threshold Voltage Cancellation for Intra-Body Power Transfer
Cho, Hyungjoo
Suh, Ji-Hoon
Shin, Hongseok
Jeon, Yeseul
Jung, Chongsoo
Je, Minkyu
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[24] A Low-Power Dynamic Comparator with Time-Domain Bulk-Driven Offset Cancellation
Lu, Junjie
Holleman, Jeremy
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2493 - 2496
[25] Low Power, Low Offset, Area Efficient Comparator Design in Nanoscale CMOS Technology
Vazgen, Melikyan Sh
Artur, Mkhitaryan Kh
Andranik, Hayrapetyan K.
Simon, Gharibyan H.
Vardan, Grigoryants P.
Gegham, Petrosyan A.
Zaven, Avetisyan M.
Nune, Beglaryan H.
PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
[26] Parameterized Area-Efficient Multi-standard Turbo Decoder
Murugappa, Purushotham
Baghdadi, Amer
Jezequel, Michel
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 109 - 114
[27] Area-efficient ferroelectric multi-bit memory device
Kim, Woo Young
MICROELECTRONIC ENGINEERING, 2018, 194 : 61 - 66
[28] Design of Low Power, High Speed, Low Offset and Area Efficient Dynamic-Latch Comparator for SAR-ADC
Bandla, Kasi
Harikrishnan, A.
Pal, Dipankar
PROCEEDINGS OF 2020 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMMUNICATION AND COMPUTER ENGINEERING (ITCE), 2020, : 299 - 302
[29] A high-efficient dynamic comparator with low-offset in weak inversion region
Hua Fan
Peng Lei
Jingxuan Yang
Quanyuan Feng
Qi Wei
Huaying Su
Guosong Wang
Analog Integrated Circuits and Signal Processing, 2022, 110 : 175 - 183
[30] High Speed Power Efficient Dynamic Comparator with Low Power Dissipation and Low Offset
Indu, N.
Rao, M. Damodhar
Prasad, V. V. K. D. V.
METALLURGICAL & MATERIALS ENGINEERING, 2025, 31 (03) : 112 - 118

← 1 2 3 4 5 →