共 50 条
- [1] A Low-Offset Dynamic Comparator with Area-Efficient and Low-Power Offset Cancellation 2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 148 - 153
- [2] A Dynamic Latched Comparator Using Area-Efficient Stochastic Offset Voltage Detection Technique IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (05): : 396 - 403
- [3] A Novel Offset Cancellation Technique for Dynamic Comparator Latch 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 614 - 617
- [4] A Low-Offset Dynamic Comparator with Input Offset-Cancellation 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 132 - 135
- [7] Area-Efficient Parallel-Prefix Binary Comparator 2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 12 - 16
- [9] A 1 GHz CMOS Comparator with Dynamic Offset Control Technique PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 103 - +
- [10] Area-Efficient Layout Design of Comparator using Cascaded Technique 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENGINEERING AND APPLICATIONS (ICACEA), 2015, : 619 - 623