Asymmetric accelerated thermal cycles: An alternative approach to accelerated reliability assessment of microelectronic packages

被引:4
作者
Classe, FC [1 ]
Sitaraman, SK [1 ]
机构
[1] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Comp Aided Simulat Packaging Reliabil Lab, Atlanta, GA 30332 USA
来源
PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE | 2003年
关键词
D O I
10.1109/EPTC.2003.1271495
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work uses MicroBGA assemblies on organic substrate to compare different symmetric and asymmetric Accelerated Thermal Cycles (ATCs) using numerical simulations and experimental measurements. This work has developed several finite-element models: a 2-D Plane Strain Model, a Generalized Plane Deformation (GPD) model, and a 3D Quarter Symmetry model, with different solder constitutive models: bi-linear kinematic hardening, multilinear kinematic hardening with power-law creep, and Anand's viscoplastic model. The symmetric cycles examined in this work are: (a) 125degreesC to -40degreesC with ten-minute dwell each at 125degreesC and -40degreesC, and (b) 150degreesC to 65degreesC with ten-minute dwell each at 150degreesC and -65degreesC. The asymmetric cycles examined are: (c) 150degreesC to -65'C with a ten-minute dwell at 150degreesC and a five-minute dwell at -65degreesC and (d) 150degreesC to -65degreesC with a ten-minute dwell at 150degreesC and a three-minute dwell at -65degreesC. Transient thermal analysis has been done to ensure that the components will reach steady-state temperature, when the dwell time is reduced. The numerical simulations show that there is little difference in the predicted number of cycles to failure, between symmetric and asymmetric cycles, and the experimental data agree with the predictions by the numerical models.
引用
收藏
页码:81 / 89
页数:9
相关论文
共 23 条
  • [1] Chip scale packaging for memory devices
    Akiyama, Y
    Nishimura, A
    Anjoh, I
    Nagai, A
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 477 - 481
  • [2] Development of chip scale packages (CSP) for center pad devices
    Amagai, M
    Sano, H
    Maeda, T
    Imura, T
    Saitoh, T
    [J]. 47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 343 - 352
  • [3] CHO SM, 2001, P IPACK 2001
  • [4] CONSTITUTIVE RELATIONS FOR TIN-BASED SOLDER JOINTS
    DARVEAUX, R
    BANERJI, K
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (06): : 1013 - 1024
  • [5] Effect of simulation methodology on solder joint crack growth correlation
    Darveaux, R
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1048 - 1058
  • [6] Di Stefano T., 1995, Proceedings of the Technical Program. NEPCON WEST '95, P327
  • [7] GHAFFARIAN R, 2000, JPL CHIP SCALE PACKA
  • [8] HANNA C, 1999, THESIS GEORGIA I TEC
  • [9] JU SH, 1994, AM SOC TEST MATER, V1153, P1, DOI 10.1520/STP23913S
  • [10] Jung W., 1997, Proceedings of the Technical Program. NEPCON West '97. Conference, P1076