共 23 条
- [1] Chip scale packaging for memory devices [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 477 - 481
- [2] Development of chip scale packages (CSP) for center pad devices [J]. 47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 343 - 352
- [3] CHO SM, 2001, P IPACK 2001
- [4] CONSTITUTIVE RELATIONS FOR TIN-BASED SOLDER JOINTS [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (06): : 1013 - 1024
- [5] Effect of simulation methodology on solder joint crack growth correlation [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1048 - 1058
- [6] Di Stefano T., 1995, Proceedings of the Technical Program. NEPCON WEST '95, P327
- [7] GHAFFARIAN R, 2000, JPL CHIP SCALE PACKA
- [8] HANNA C, 1999, THESIS GEORGIA I TEC
- [9] JU SH, 1994, AM SOC TEST MATER, V1153, P1, DOI 10.1520/STP23913S
- [10] Jung W., 1997, Proceedings of the Technical Program. NEPCON West '97. Conference, P1076