High-Performance RF-Interconnect for 3D Stacked Memory

被引:0
作者
Alzahmi, Ahmed [1 ]
Mirzaie, Nahid [1 ]
Lin, Chung-Ching [1 ]
Kim, Insoo [2 ]
Byun, Gyung-Su [3 ]
机构
[1] Southern Methodist Univ, Dept Elect Engn, Dallas, TX 75205 USA
[2] Univ Connecticut, Dept Med, Farmington, CT 06032 USA
[3] Inha Univ, Dept Informat & Commun, Incheon, South Korea
来源
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017) | 2017年
关键词
RF Transceiver; high bandwidth memory (HBM); optimization; through-silicon-via (TSV); 3D ICs;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A high-performance 3D RF transceiver with improved through-silicon via (TSV) geometry and matching for future 3D stacked memory has been introduced. It utilizes optimization method to achieve impedance matching and maximize signal integrity. TSV is accurately modeled using 3D EM solver tool (HFSS) with the matching network to generate S-parameter accurately. The proposed transceiver scheme is simulated in 65nm CMOS technology at 1V. The results show that the whole structure consumes 11.32mW and accomplishes data rate of 4Gb/s/pin.
引用
收藏
页码:109 / 110
页数:2
相关论文
共 6 条
[1]  
[Anonymous], INT J CIRCUIT THEORY
[2]  
Byun G., 2012, IEEE J SOLID-ST CIRC, V47, P1
[3]   High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV) [J].
Kim, Joohee ;
Pak, Jun So ;
Cho, Jonghyun ;
Song, Eakhwan ;
Cho, Jeonghyeon ;
Kim, Heegon ;
Song, Taigon ;
Lee, Junho ;
Lee, Hyungdong ;
Park, Kunwoo ;
Yang, Seungtaek ;
Suh, Min-Suk ;
Byun, Kwang-Yoo ;
Kim, Joungho .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02) :181-195
[4]  
Liu XX, 2013, 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), P1255, DOI 10.1109/ICEPT.2013.6756685
[5]   Resilient design of current steering DACs using a transistor level approach [J].
Mirzaie, Nahid ;
Shamsi, Hossein ;
Byun, Gyung-Su .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) :29-41
[6]  
Yan Xuesong, 2010, J NEXT GENERATION IN, V1, P127, DOI [10.4156/jnit.vol1.issue1.11, DOI 10.4156/JNIT.VOL1.ISSUE1.11]