3D Integration in Silicon Technology

被引：5
|
作者：
Farooq, Mukta G. [1 ]
机构：
[1] IBM Corp, Semicond R&D Ctr, Hopewell Jct, NY 12533 USA
来源：
SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS | 2011年 / 35卷 / 02期
关键词：
CHIP-STACKING; VIAS;
D O I：
10.1149/1.3568850
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
3Di (3D integration) refers to a family of technologies which enable the stacking of active Si layers with vertical connections between them. 3Di has the ability to enhance chip performance by increasing bandwidth, reducing wire delay, and enabling better power management. Several researchers have investigated TSV (Through Silicon Via) fabrication, insulation, metallization, integration, the impact of TSVs on devices, thermo-mechanical integrity and reliability of TSVs. This paper presents a review of some of these publications in order to understand the options and challenges in 3Di.
引用
收藏
页码：83 / 94
页数：12
相关论文
共 50 条
  • [21] 3D Monolithic Integration: stacking technology and applications
    Radu, Ionut
    Nguyen, Bich-Yen
    Gaudin, Gweltaz
    Mazure, Carlos
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [22] Three-Dimensional (3D) Integration Technology
    Ohba, T.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 1011 - 1016
  • [23] Low temperature bonding technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 302 - 311
  • [24] 3D sequential integration opportunities and technology optimization
    Batude, P.
    Sklenard, B.
    Fenouillet-Beranger, C.
    Previtali, B.
    Tabone, C.
    Rozeau, O.
    Billoint, O.
    Turkyilmaz, O.
    Sarhan, H.
    Thuries, S.
    Cibrario, G.
    Brunet, L.
    Deprat, F.
    Michallet, J-E.
    Clermidy, F.
    Vinet, M.
    2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 373 - 375
  • [25] 2D AND 3D INTEGRATION WITH ORGANIC AND SILICON ELECTRONICS
    Landrock, Clinton K.
    Omrane, Badr
    Chuo, Yindar
    Kaminska, Bozena
    Aristizabal, Jeydmer
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 899 - 904
  • [26] Silicon microstrip detectors in 3D technology for the sLHC
    Parzefall, Ulrich
    Dalla Betta, Gian-Franco
    Eckert, Simon
    Eklund, Lars
    Fleta, Celeste
    Jakobs, Karl
    Kuehn, Susanne
    Pahn, Gregor
    Parkes, Chris
    Pennicard, David
    Ronchin, Sabina
    Zoboli, Andrea
    Zorzi, Nicola
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2009, 607 (01): : 17 - 20
  • [27] Through silicon via technology - Processes and reliability for wafer-level 3D system integration
    Ramm, P.
    Wolf, M. J.
    Klumpp, A.
    Wieland, R.
    Wunderle, B.
    Michel, B.
    Reichl, H.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 841 - +
  • [28] Feasibility of coaxial through silicon via 3D integration
    Adamshick, S.
    Coolbaugh, D.
    Liehr, M.
    ELECTRONICS LETTERS, 2013, 49 (16) : 1028 - 1029
  • [29] New Routes for Advanced 3D Heterogeneous Integration on Silicon
    Deleonibus, Simon
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 585 - 588
  • [30] Copper Through Silicon Via (TSV) for 3D integration
    Kothandaraman, C.
    Himmel, B.
    Safran, J.
    Golz, J.
    Maier, G.
    Farooq, M. G.
    Graves-Abe, T.
    Landers, W.
    Volant, R.
    Petrarca, K.
    Chen, F.
    Sullivan, T. D.
    LaRosa, G.
    Robson, N.
    Hannon, R.
    Iyer, S. S.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
12345