Geometry Variations Analysis of TiO2 Thin-Film and Spintronic Memristors

被引:0
作者
Hu, Miao [1 ]
Li, Hai [1 ]
Chen, Yiran [2 ]
Wang, Xiaobin [3 ]
Pino, Robinson E. [4 ]
机构
[1] Polytech Inst NYU, Dept ECE, Brooklyn, NY 11201 USA
[2] Univ Pittsburgh, Dept ECE, Pittsburgh, PA 15260 USA
[3] Seagate Technol, Bloomington, MN 55435 USA
[4] RITC, Air Force Res Lab, St Bonaventure, NY USA
来源
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2011年
关键词
INTRINSIC PARAMETER FLUCTUATIONS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The fourth passive circuit element, memristor, has attracted increased attentions since the first real device was discovered by HP Lab in 2008. Its distinctive characteristic to record the historic profile of the voltage/current through itself creates great potentials in future system design. However, as a nano-scale device, memristor is facing great challenge on process variation control in the manufacturing. In this work, we analyze the impact of the geometry variations on the electrical properties of both TiO2 thin-film and spintronic memristors, including line edge roughness and thickness fluctuation. A simple algorithm was proposed to generate a large volume of geometry variation-aware three-dimensional device structures for Monte-Carlo simulations. Our simulation results show that due to the different physical mechanisms, TiO2 thin-film memristor and spintronic memristor demonstrate very different electrical characteristics even when exposing them to the same excitations and under the same process variation conditions.
引用
收藏
页数:6
相关论文
共 15 条
  • [1] Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness
    Asenov, A
    Kaya, S
    Brown, AR
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1254 - 1260
  • [2] Chen D., 2010, DAC
  • [3] An electrically modifiable synapse array of resistive switching memory
    Choi, Hyejung
    Jung, Heesoo
    Lee, Joonmyoung
    Yoon, Jaesik
    Park, Jubong
    Seong, Dong-Jun
    Lee, Wootae
    Hasan, Musarrat
    Jung, Gun-Young
    Hwang, Hyunsang
    [J]. NANOTECHNOLOGY, 2009, 20 (34)
  • [4] MEMRISTOR - MISSING CIRCUIT ELEMENT
    CHUA, LO
    [J]. IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (05): : 507 - +
  • [5] Characterization of Line Edge Roughness and Line Width Roughness of Nano-scale Typical Structures
    Jiang, Zhuangde
    Zhao, Fengxia
    Jing, Weixuan
    Prewett, Philip D.
    Jiang, Kyle
    [J]. 2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 299 - +
  • [6] Domain-wall dynamics driven by adiabatic spin-transfer torques
    Li, Z
    Zhang, S
    [J]. PHYSICAL REVIEW B, 2004, 70 (02) : 024417 - 1
  • [7] Modeling line edge roughness effects in sub 100 nanometer gate length devices
    Oldiges, P
    Lin, QH
    Petrillo, K
    Sanchez, M
    Ieong, M
    Hargrove, M
    [J]. 2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 131 - 134
  • [8] Pershin Y. V., 2009, NATURE P
  • [9] Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nano-MOSFETs
    Roy, Gareth
    Brown, Andrew R.
    Adamu-Lema, Fikru
    Roy, Scott
    Asenov, Asen
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) : 3063 - 3070
  • [10] The missing memristor found
    Strukov, Dmitri B.
    Snider, Gregory S.
    Stewart, Duncan R.
    Williams, R. Stanley
    [J]. NATURE, 2008, 453 (7191) : 80 - 83