A Reconfigurable and Deadlock-Free Routing Algorithm for 2D Mesh Network-on-Chip

被引：0
|
作者：
Shi, Zewen [1 ]
Yang, Yueming [1 ]
Zeng, Xiaoyang [1 ]
Yu, Zhiyi [1 ]
机构：
[1] Fudan Univ Shanghai, State Key Lab ASIC & Syst, Shanghai, Peoples R China
来源：
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a reconfigurable and deadlock-free routing (RDR) algorithm. It can be reconfigured to adapt to the modification of the topology due to faulty routers. It is evaluated from the point of view of performance penalty under various fault patterns. Meanwhile deadlock-freedom and reconfigure mechanism issues are addressed. Fault-tolerance capability, re-configurability and scalability are further evaluated and compared to several other routing algorithms.
引用
收藏
页码：2934 / 2937
页数：4
相关论文
共 50 条
  • [1] A Network-on-Chip Router for Deadlock-Free Multicast Mesh Routing
    Rampal, Ritesh
    Chandel, Rajeevan
    Daniel, Philemon
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2015,
  • [2] Deadlock-Free Routing Algorithm of 2D-Torus Network-on-Chip Based on FPGA
    Li Z.-N.
    Li J.-J.
    Wang J.
    Yang D.
    Dongbei Daxue Xuebao/Journal of Northeastern University, 2021, 42 (01): : 1 - 6
  • [3] An Efficient Highly Adaptive and Deadlock-Free Routing Algorithm for 3D Network-on-Chip
    Zeng, Lian
    Pan, Tieyuan
    Jiang, Xin
    Watanabe, Takahiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (07) : 1334 - 1344
  • [4] A fault-tolerant and deadlock-free routing algorithm in 2D-mesh for network on chip
    Wu, N. (wunee@nuaa.edu.cn), 1600, Shanghai Jiaotong University (47):
  • [5] A deadlock-free routing algorithm for dynamically reconfigurable Networks-on-Chip
    Jackson, Chris
    Hollis, Simon J.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 139 - 151
  • [6] DRTL: A heat-balanced deadlock-free routing algorithm for 3D topology network-on-chip
    Wang, Junhui
    Gu, Huaxi
    Wang, Kang
    Yang, Yintang
    Wang, Kun
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 95 - 104
  • [7] Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures
    Ben Ahmed, Akram
    Ben Abdallah, Abderazek
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (04) : 2229 - 2240
  • [8] A General, Fault tolerant, Adaptive, Deadlock-free Routing Protocol for Network-on-chip
    Stroobant, Pieter
    Abadal, Sergi
    Tavernier, Wouter
    Alarcon, Eduard
    Colle, Didier
    Pickavet, Mario
    2018 11TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES (NOCARC), 2018, : 35 - 40
  • [9] A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
    Zhang, Zhen
    Greiner, Alain
    Taktak, Sami
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 441 - +
  • [10] Exploration of A Reconfigurable 2D Mesh Network-on-Chip Architecture and A Topology Reconfiguration Algorithm
    Wu, Zi-Xu
    Wang, Jin-Xiang
    Zhang, Ji-Yuan
    Wang, Xiao-Yu
    Fu, Fang-Fa
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 687 - 689
12345