A subthreshold MOS circuit for the Lotka-Volterra neural network producing the winners-share-all solution

被引:22
作者
Asai, T
Fukai, T
Tanaka, S
机构
[1] Toyohashi Univ Technol, Dept Elect & Elect Engn, Toyohashi, Aichi 4418580, Japan
[2] Tokai Univ, Dept Elect, Hiratsuka, Kanagawa 2591207, Japan
[3] RIKEN, Inst Phys & Chem Res, Inst Brain Res, Lab Neural Modeling, Wako, Saitama 35101, Japan
关键词
D O I
10.1016/S0893-6080(98)00121-X
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An analog MOS circuit is proposed for implementing a Lotka-Volterra (LV) competitive neural network which produces winners-share-all solutions. The solutions give multiple winners receiving large inputs and are particularly useful for selecting a set of inputs through "decision by majority". We show that the LV network can easily be implemented using subthreshold MOS transistors. Results of extensive circuit simulations prove that the proposed circuit does exhibit a reliable selection compared with winner-take-all circuits, in the possible presence of device mismatches. These results pave a way to future implementation on a real device. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:211 / 216
页数:6
相关论文
共 13 条
[1]   CURRENT-MODE SUBTHRESHOLD MOS CIRCUITS FOR ANALOG VLSI NEURAL SYSTEMS [J].
ANDREOU, AG ;
BOAHEN, KA ;
POULIQUEN, PO ;
PAVASOVIC, A ;
JENKINS, RE ;
STROHBEHN, K .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1991, 2 (02) :205-213
[2]  
ASAI T, 1997, P 6 INT C MICR NEUR, P91
[3]   ABSOLUTE STABILITY OF GLOBAL PATTERN-FORMATION AND PARALLEL MEMORY STORAGE BY COMPETITIVE NEURAL NETWORKS [J].
COHEN, MA ;
GROSSBERG, S .
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1983, 13 (05) :815-826
[4]   A simple neural network exhibiting selective activation of neuronal ensembles: From winner-take-all to winners-share-all [J].
Fukai, T ;
Tanaka, S .
NEURAL COMPUTATION, 1997, 9 (01) :77-97
[5]   WINNER-TAKE-ALL NETWORKS FOR PHYSIOLOGICAL MODELS OF COMPETITIVE LEARNING [J].
KASKI, S ;
KOHONEN, T .
NEURAL NETWORKS, 1994, 7 (6-7) :973-984
[6]   CHARACTERIZATION AND MODELING OF MISMATCH IN MOS-TRANSISTORS FOR PRECISION ANALOG DESIGN [J].
LAKSHMIKUMAR, KR ;
HADAWAY, RA ;
COPELAND, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :1057-1066
[7]  
Majani E., 1989, Advances in neural information processing systems, P634
[8]  
Mead C, 1989, ANALOG VLSI NEURAL S
[9]   CHARACTERIZATION OF SUBTHRESHOLD MOS MISMATCH IN TRANSISTORS FOR VLSI SYSTEMS [J].
PAVASOVIC, A ;
ANDREOU, AG ;
WESTGATE, CR .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1994, 6 (01) :75-85
[10]   MATCHING PROPERTIES OF MOS-TRANSISTORS [J].
PELGROM, MJM ;
DUINMAIJER, ACJ ;
WELBERS, APG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440