Analytical Model of Subthreshold Drain Current Characteristics of Ballistic Silicon Nanowire Transistors

被引：1
|
作者：
Xu, Wanjie [1 ]
Wong, Hei [1 ]
Iwai, Hiroshi [2 ]
机构：
[1] City Univ Hong Kong, Dept Elect Engn, Kowloon, Hong Kong, Peoples R China
[2] Tokyo Inst Technol, Frontier Res Ctr, Yokohama, Kanagawa 2268502, Japan
来源：
ADVANCES IN CONDENSED MATTER PHYSICS | 2015年 / 2015卷
关键词：
THRESHOLD VOLTAGE; COMPACT MODEL; GATE; TRANSPORT;
D O I：
10.1155/2015/605987
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
A physically based subthreshold current model for silicon nanowire transistors working in the ballistic regime is developed. Based on the electric potential distribution obtained from a 2D Poisson equation and by performing some perturbation approximations for subband energy levels, an analytical model for the subthreshold drain current is obtained. The model is further used for predicting the subthreshold slopes and threshold voltages of the transistors. Our results agree well with TCAD simulation with different geometries and under different biasing conditions.
引用
收藏
页数：8
相关论文
共 50 条
  • [31] Subthreshold behavior of junctionless silicon nanowire transistors from atomic scale simulations
    Ansari, Lida
    Feldman, Baruch
    Fagas, Giorgos
    Colinge, Jean-Pierre
    Greer, James C.
    SOLID-STATE ELECTRONICS, 2012, 71 : 58 - 62
  • [32] An analytical drain current model for graphene nanoribbon tunnel field-effect transistors
    Bao, Jiarui
    Hu, Shuyan
    Hu, Guangxi
    Hu, Laigui
    Liu, Ran
    Zheng, Lirong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (09)
  • [33] Junctionless nanowire transistors parameters extraction based on drain current measurements
    Trevisoli, Renan
    Doria, Rodrigo T.
    de Souza, Michelly
    Barraud, Sylvain
    Pavanello, Marcelo A.
    SOLID-STATE ELECTRONICS, 2019, 158 : 37 - 45
  • [34] A 2D Unified Subthreshold Drain Current Investigation for Junctionless Cylindrical Surrounding Gate(JCSG) Silicon Nanowire Transistor
    S. Manikandan
    P. Suveetha Dhanaselvam
    M. Karthigai Pandian
    Silicon, 2022, 14 : 5311 - 5318
  • [35] A 2D Unified Subthreshold Drain Current Investigation for Junctionless Cylindrical Surrounding Gate(JCSG) Silicon Nanowire Transistor
    Manikandan, S.
    Dhanaselvam, P. Suveetha
    Pandian, M. Karthigai
    SILICON, 2022, 14 (10) : 5311 - 5318
  • [36] Analytical Model for Gate-Induced Drain Leakage Current Degradation in Polycrystalline Silicon Thin-Film Transistors Under DC Drain Voltage Stress
    Song, Yiming
    Zhang, Meng
    Jiang, Zhendong
    Wong, Man
    Kwok, Hoi-Sing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (02) : 705 - 711
  • [37] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603
  • [38] Effects of source-drain underlaps on the performance of silicon nanowire on insulator transistors
    Sishir Bhowmick
    Khairul Alam
    Nano-Micro Letters, 2010, 2 (02) : 83 - 88
  • [39] Size-dependent properties of ballistic silicon nanowire field effect transistors
    Lee, Yeonghun
    Kakushima, Kuniyuki
    Shiraishi, Kenji
    Natori, Kenji
    Iwai, Hiroshi
    JOURNAL OF APPLIED PHYSICS, 2010, 107 (11)
  • [40] Hydrogenated amorphous silicon nanowire transistors with Schottky barrier source/drain junctions
    Cantley, Kurtis D.
    Subramaniam, Anand
    Pratiwadi, Ramapriyan R.
    Floresca, Herman Carlo
    Wang, Jinguo
    Stiegler, Harvey
    Chapman, Richard A.
    Kim, Moon J.
    Vogel, Eric M.
    APPLIED PHYSICS LETTERS, 2010, 97 (14)
12345