Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs

被引:16
作者
Pamarti, S [1 ]
Galton, I
机构
[1] Rambus Inc, Los Altos, CA 94022 USA
[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
基金
美国国家科学基金会;
关键词
delta-sigma modulator; fractional-N PLL; phased-locked loop (PLL); segmented digital-to-analog converter (DAC); synthesizer;
D O I
10.1109/TCSII.2003.819117
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A theoretical analysis of a recently proposed phase-noise cancellation technique that relaxes the fundamental tradeoff between phase noise and bandwidth in DeltaSigma fractional-N phased-locked loops (PLLs) is presented. The limits imposed by circuit errors and PLL dynamics on the phase noise and loop bandwidth that can be achieved by PLLs incorporating the technique are quantified. Design guidelines are derived that enable customization of the technique, in terms of PLL target specifications.
引用
收藏
页码:829 / 838
页数:10
相关论文
共 17 条
[1]   A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling [J].
Adams, R ;
Nguyen, KQ ;
Sweetland, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1871-1878
[2]  
BRAYMER NB, 1971, Patent No. 3555446
[3]  
Crawford J.A., 1994, FREQUENCY SYNTHESIZE
[4]  
Egan WilliamF., 2000, FREQUENCY SYNTHESIS, V2nd
[5]  
Fishov A, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, P679
[6]   Spectral shaping of circuit errors in digital-to-analog converters [J].
Galton, I .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (10) :808-817
[7]  
GALTON I, 1993, 1993 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS : PROCEEDINGS, VOLS 1-4 ( ISCAS 93 ), P1310, DOI 10.1109/ISCAS.1993.393971
[8]  
Galton I., 2003, PHASE LOCKING HIGH P
[9]  
Gardner F. M., 1979, PHASELOCK TECHNIQUES
[10]  
Gillette G. C., 1969, Proceedings of the 23rd annual frequency control symposium, P201