MoDe: A method for system-level architecture evaluation

被引:0
作者
Romberg, J [1 ]
Slotosch, O [1 ]
Hahn, G [1 ]
机构
[1] Tech Univ Munich, D-85748 Garching, Germany
来源
FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS | 2003年
关键词
D O I
10.1109/MEMCOD.2003.1210082
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System-level design methodologies for embedded HW/SW systems face several challenges: In order to be susceptible to systematic formal analysis based on state-space exploration, a modelling notation with a simple formal semantics is desired. Architecture-level engineering practice demands notations which concentrate on certain aspects of system functionality, while other aspects (such as communication and scheduling) are implicitly encoded in the language semantics, and realized using HW/SW components such as operating systems and protocol stacks. We describe a system-level design methodology targeted for automotive control applications. Models in a simple graphical component-based input language are compiled into complex system models incorporating abstractions for hardware, operating systems, and inter-processor communication. System models are based on the synchronous AutoFocus notation and are used as a basis for formal analysis such as systematic worst-case response time analysis. The paper describes a reference architecture for implementation, the MoDe design notation, and the translation to system models along with an outlook giving a perspective for analysis.
引用
收藏
页码:13 / 23
页数:11
相关论文
共 50 条
  • [21] HITA: An Architecture for System-level Testing of Healthcare IoT Applications
    Sartaj, Hassan
    Ali, Shaukat
    Yue, Tao
    Gjoby, Julie Marie
    SOFTWARE ARCHITECTURE: ECSA 2023 TRACKS, WORKSHOPS, AND DOCTORAL SYMPOSIUM, ECSA 2023, CASA 2023, AMP 2023, FAACS 2023, DEMESSA 2023, QUALIFIER 2023, TWINARCH 2023, 2024, 14590 : 451 - 468
  • [22] A System-level Architecture for Software-Defined LTE Networks
    Khan, Furcian H.
    Portmann, Marius
    2016 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2016,
  • [23] System-level interconnect architecture exploration for custom memory organizations
    van Meeuwen, T
    Vandecappelle, A
    van Zelst, A
    Catthoor, F
    Verkest, D
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 13 - 18
  • [25] System-level assertions: approach for electronic system-level verification
    Sohofi, Hassan
    Navabi, Zainalabedin
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03) : 142 - 152
  • [26] A research on system-level architecture of single-chip cryptographic data
    Ze, T
    Yu, DS
    Zhang, YH
    Sheng, SM
    Qiu, YL
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1486 - 1490
  • [27] System-Level Architecture for Mixed Criticality Applications on MPSoC: A Space Application
    Esposito, Stefano
    Violante, Massimo
    2017 IEEE INTERNATIONAL WORKSHOP ON METROLOGY FOR AEROSPACE (METROAEROSPACE), 2017, : 479 - 483
  • [28] Application of system-level design flow to CWUSB MAC architecture enhancement
    Kim, Hyun Suk
    Lee, Junseo
    Oh, Seunghwan
    Park, Jaehyun
    Cho, Sunggoo
    Jeong, Gibong
    Kim, Yongseok
    Hiroshi, Myauchi
    Jeong, Bubcheol
    2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 247 - 250
  • [29] System-Level Conducted Electromagnetic Immunity Modelling Method
    Chua, Eng-Kee
    Gao, Xian-Ke
    Li, Er-Ping
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 631 - 634
  • [30] LoRaWAN: Evaluation of Link- and System-Level Performance
    Feltrin, Luca
    Buratti, Chiara
    Vinciarelli, Enrico
    De Bonis, Roberto
    Verdone, Roberto
    IEEE INTERNET OF THINGS JOURNAL, 2018, 5 (03): : 2249 - 2258