A 10-b 80Ms/s time-interleaved pipeline ADC using partially opamp sharing scheme

被引：0
|
作者：
Cao Junmin [1 ]
Chen Zhongjian [1 ]
Lu Wengao [1 ]
Zhao Baoying [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年
关键词：
D O I：
10.1109/ICASIC.2007.4415616
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 10-bit 80MS/s two-channel time-interleaved pipeline analog-digital converter is presented. Nonlinearity and Mismatch between the channels are minimized by applying partially opamp sharing scheme. And a dedicated double-sampling SHA is employed to eliminate time skew between the channels. The converter architecture is also optimized for power dissipation by employing dynamic comparator and stage scaling down technology. Simulated with 0.5um technology, the ADC dissipates 210mw of power from a 5v supply, and achieves a peak SNDR of 56dB at 80Ms/s.
引用
收藏
页码：257 / 260
页数：4
相关论文
共 50 条
  • [41] A 10b 50MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs
    Chandrashekar, K.
    Bakkaloglu, B.
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 263 - 266
  • [42] A 150MS/s 8b 71mW time-interleaved ADC in 0.18μm CMOS
    Limotyrakis, S
    Kulchycki, SD
    Su, D
    Wooley, BA
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 258 - 259
  • [43] 13-bit 205 MS/s Time-Interleaved Pipelined ADC with Digital Background Calibration
    Mohsen, Mohamed
    Dessouky, Mohamed
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1727 - 1730
  • [44] A 10-Bit 200 MS/s Capacitor-Sharing Pipeline ADC
    Tseng, Chien-Jian
    Hsieh, Yi-Chun
    Yang, Ching-Hua
    Chen, Hsin-Shu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) : 2902 - 2910
  • [45] A 10-Bit 600-MS/s Time-Interleaved SAR ADC With Interpolation-Based Timing Skew Calibration
    Li, Dengquan
    Zhu, Zhangming
    Ding, Ruixue
    Liu, Maliang
    Yang, Yintang
    Sun, Nan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 16 - 20
  • [46] A 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC
    Yin Rui
    Liao Youchun
    Zhang Wei
    Tang Zhangwen
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)
  • [47] A 10-bit 50-MS/s subsampling pipelined ADC based on SMDAC and opamp sharing
    Chen Lijie
    Zhou Yumei
    Wei Baoyue
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (11) : 1150061 - 1150067
  • [48] A 14-bit 200-MS/s time-interleaved ADC with sample-time error calibration
    Zhang Yiwen
    Chen Chixiao
    Yu Bei
    Ye Fan
    Ren Junyan
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (10)
  • [49] A 14-bit 200-MS/s time-interleaved ADC with sample-time error calibration
    张逸文
    陈迟晓
    余北
    叶凡
    任俊彦
    半导体学报, 2012, 33 (10) : 116 - 121
  • [50] A 10b 2.6GS/s Time-Interleaved SAR ADC with Background Timing-Skew Calibration
    Lin, Chin-Yu
    Wei, Yen-Hsin
    Lee, Tai-Cheng
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 468 - U659
12345