A 10-b 80Ms/s time-interleaved pipeline ADC using partially opamp sharing scheme

被引：0
|
作者：
Cao Junmin [1 ]
Chen Zhongjian [1 ]
Lu Wengao [1 ]
Zhao Baoying [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年
关键词：
D O I：
10.1109/ICASIC.2007.4415616
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 10-bit 80MS/s two-channel time-interleaved pipeline analog-digital converter is presented. Nonlinearity and Mismatch between the channels are minimized by applying partially opamp sharing scheme. And a dedicated double-sampling SHA is employed to eliminate time skew between the channels. The converter architecture is also optimized for power dissipation by employing dynamic comparator and stage scaling down technology. Simulated with 0.5um technology, the ADC dissipates 210mw of power from a 5v supply, and achieves a peak SNDR of 56dB at 80Ms/s.
引用
收藏
页码：257 / 260
页数：4
相关论文
共 50 条
  • [1] A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency
    Vaz, B
    Goes, J
    Paulino, N
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 432 - 435
  • [2] 10-b 100-MS/s two-channel time-interleaved pipelined ADC
    El-Sankary, K.
    Sawan, M.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 217 - 220
  • [3] A 10-b 800MS/s Time-Interleaved SAR ADC with Fast Timing-Skew Calibration
    Song, Jeonggoo
    Ragab, Kareem
    Tang, Xiyuan
    Sun, Nan
    2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 73 - 76
  • [4] A 10 GS/s 6 b Time-Interleaved Partially Active Flash ADC
    Yang, Xiaochen
    Liu, Jin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (08) : 2272 - 2280
  • [5] A 10-b 800-MS/s Time-Interleaved SAR ADC With Fast Variance-Based Timing-Skew Calibration
    Song, Jeonggoo
    Ragab, Kareem
    Tang, Xiyuan
    Sun, Nan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (10) : 2563 - 2575
  • [6] A 10-bit, 1.8-GS/s time-interleaved pipeline ADC
    Hakkairainen, V.
    Rantala, A.
    Aho, M.
    Riikonen, J.
    Gomes-Martin, D.
    Aberg, M.
    Halonen, K.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 673 - +
  • [7] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
    Jang, ByeongGi
    Hayder, Abbas Syed
    Do, SungHan
    Cho, SungHun
    Lee, DongSoo
    Pu, YoungGun
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
  • [8] A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS
    Fang, Jie
    Thirunakkarasu, Shankar
    Yu, Xuefeng
    Silva-Rivas, Fabian
    Zhang, Chaoming
    Singor, Frank
    Abraham, Jacob
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) : 1673 - 1683
  • [9] A 14b, Twofold Time-Interleaved Incremental ΔΣ ADC Using Hardware Sharing
    Vogelmann, Patrick
    Wagner, Johannes
    Ortmanns, Maurits
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3681 - 3692
  • [10] A 69mW 10b 80MS/s pipelined CMOS ADC
    Min, BM
    Kim, P
    Boisvert, D
    Aude, A
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 324 - 325
12345