Design-for-testability for switched-current circuits

被引：2

作者：

Renovell, M ^{[1
]}

Azais, F ^{[1
]}

Bodin, JC ^{[1
]}

Bertrand, Y ^{[1
]}

机构：

[1] Lab Informat Robot & Microelect Montpellier, F-34392 Montpellier 5, France

来源：

16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/VTEST.1998.670892

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a DFT technique is proposed that provides the full controllability a,ld observability of each memory cell of a switched-current circuit. The technique is proven to be applicable to any kind of SI circuits, very easy to automate and without any impact on the circuit performances. Indeed, the hardware configuration of the circuit is presented and only the timing configuration is managed to convert the circuit into a fully testable structure in rest mode.

引用

页码：370 / 375

页数：6

共 50 条

[41] Methodology to Design-For-Testability Automation for Mixed-Signal Integrated Circuits
Mosin, Sergey
PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
[42] Design-for-testability techniques for CORDIC design
Ye, Bo-Yuan
Yeh, Po-Yu
Kuo, Sy-Yen
Chen, Ing-Yi
MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1436 - 1440
[43] STATUS OF IC DESIGN-FOR-TESTABILITY
MAUNDER, C
BRITISH TELECOM TECHNOLOGY JOURNAL, 1989, 7 (01): : 44 - 49
[44] Automated design of switched-current cells
O'Connor, I
Kaiser, A
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 477 - 480
[45] Automated design of switched-current filters
Hughes, JB
Moulding, KW
Richardson, J
Bennett, J
RedmanWhite, W
Bracey, M
Soin, RS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 898 - 907
[46] New switched-current circuits for nonlinear signal processing
Zeng, X
Tang, PS
Tse, CK
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A359 - A362
[47] A Theoretical Study of Error Mechanisms in Switched-Current Circuits
Abbes, Karim
Masmoudi, Mohamed
2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 214 - 217
[48] SWITCHED-CURRENT CMOS TERNARY LOGIC-CIRCUITS
SHOUSHA, AHM
INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (05) : 617 - 625
[49] Analogue Integrated Circuits Design-for-Testability Flow Oriented onto OBIST Strategy
Mosin, Sergey
INFORMATION TECHNOLOGY AND CONTROL, 2018, 47 (03): : 521 - 531
[50] Test and Design-for-Testability Solutions for Monolithic 3D Integrated Circuits
Koneru, Abhishek
Chakrabarty, Krishnendu
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 457 - 462

← 1 2 3 4 5 →