Design-for-testability for switched-current circuits

被引：2

作者：

Renovell, M ^{[1
]}

Azais, F ^{[1
]}

Bodin, JC ^{[1
]}

Bertrand, Y ^{[1
]}

机构：

[1] Lab Informat Robot & Microelect Montpellier, F-34392 Montpellier 5, France

来源：

16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/VTEST.1998.670892

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a DFT technique is proposed that provides the full controllability a,ld observability of each memory cell of a switched-current circuit. The technique is proven to be applicable to any kind of SI circuits, very easy to automate and without any impact on the circuit performances. Indeed, the hardware configuration of the circuit is presented and only the timing configuration is managed to convert the circuit into a fully testable structure in rest mode.

引用

页码：370 / 375

页数：6

共 50 条

[21] A design-for-testability technique for detecting delay faults in logic circuits
Raahemifar, K
Ahmadi, M
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 201 - 204
[22] Test generation of analog switched-current circuits
Wang, CP
Wey, CL
PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 276 - 281
[23] Low voltage BICMOS switched-current circuits
Hamed, HFA
Khalil, AH
Embabi, SHK
Salama, AE
ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 205 - 208
[24] Fault macromodel for switches in switched-current circuits
Wang, CP
Wey, CL
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1998, 26 (01) : 93 - 102
[25] Tunable feedthrough cancellation in switched-current circuits
Espejo, S., 1912, IEE, Stevenage, United Kingdom (30):
[26] A Current-to-Frequency Converter for Switched-Current Circuits
Yukihiro Kuroda
Akira Hyogo
Keitaro Sekine
Analog Integrated Circuits and Signal Processing, 1999, 20 : 145 - 148
[27] TUNABLE FEEDTHROUGH CANCELLATION IN SWITCHED-CURRENT CIRCUITS
ESPEJO, S
DOMINGUEZCASTRO, R
MEDEIRO, F
RODRIGUEZVAZQUEZ, A
ELECTRONICS LETTERS, 1994, 30 (23) : 1912 - 1914
[28] A minimization of the charge injection in switched-current circuits
Wang, CY
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 905 - 908
[29] Switched-current CMOS ternary logic circuits
U.A.E. Univ, Al-Ain, United Arab Emirates
Int J Electron, 5 (617-625):
[30] CLOCKFEEDTHROUGH COMPENSATION TECHNIQUE FOR SWITCHED-CURRENT CIRCUITS
HELFENSTEIN, M
MOSCHYTZ, GS
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1995, 42 (03) : 229 - 231

← 1 2 3 4 5 →