Low-Area Reed Decoding in a Generalized Concatenated Code Construction for PUFs

被引：9

作者：

Hiller, Matthias ^{[1
]}

Kuerzinger, Ludwig ^{[2
]}

Sigl, Georg ^{[1
]}

Mueelich, Sven ^{[3
]}

Puchinger, Sven ^{[3
]}

Bossert, Martin ^{[3
]}

机构：

[1] Tech Univ Munich, Inst Secur Informat Technol, D-80290 Munich, Germany

[2] Fraunhofer Inst Appl & Integrated Secur AISEC, Garching, Germany

[3] Univ Ulm, Inst Commun Engn, D-89069 Ulm, Germany

来源：

2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI | 2015年

关键词：

Physical Unclonable Functions (PUFs); Error Correction; Generalized Concatenated Codes; Reed-Muller Code; Reed Decoding; VLSI; FPGA; PHYSICAL UNCLONABLE FUNCTIONS;

D O I：

10.1109/ISVLSI.2015.31

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Physical Unclonable Functions (PUFs) enable secure key storage for integrated circuits and FPGAs. PUF responses are noisy such that error correction is required to generate stable cryptographic keys. One popular approach is to use error-correcting codes. We present an area-optimized VLSI implementation of a recent Generalized Concatenated (GC) code construction using Reed-Muller codes. Reed-Muller codes have the advantage that there exist very efficient decoders. Our new Reed decoding implementation makes extensive use of a circular shift register. The functionality is extended so that it can also handle erasure symbols to improve the error correction capability. The overall GC code decoder occupies less than 110 slices and two block RAMs on an entry-level FPGA, and has a key error probability of 1.5 x 10(-9). The slice count is reduced by 50% compared to the reference implementation.

引用

页码：143 / 148

页数：6

共 21 条

[1]

[Anonymous], 1978, The Theory of Error-Correcting Codes

[2]

Bösch C, 2008, LECT NOTES COMPUT SC, V5154, P181, DOI 10.1007/978-3-540-85053-3_12

[3]

Bossert M., 1999, Channel Coding for Telecommunications

[4]

Dodis Y, 2004, LECT NOTES COMPUT SC, V3027, P523

[5]

Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63

[6] Physical Unclonable Functions and Applications: A Tutorial [J].

Herder, Charles ;

Yu, Meng-Day ;

Koushanfar, Farinaz ;

Devadas, Srinivas .

PROCEEDINGS OF THE IEEE, 2014, 102 (08) :1126-1141

[7]

Hiller M., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P1, DOI 10.1109/HST.2012.6224310

[8]

Hiller M., 2013, P 3 INT WORKSH TRUST, P43, DOI DOI 10.1145/2517300.2517304

[9]

Hiller M, 2014, DATE

[10] Seesaw: An Area-Optimized FPGA Viterbi Decoder for PUFs [J].

Hiller, Matthias ;

Lima, Leandro Rodrigues ;

Sigl, Georg .

2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, :387-393

← 1 2 3 →