Interfacial reaction between Au and Sn films electroplated for LED bumps

被引:12
作者
Huang, M. L. [1 ]
Liu, Y. [1 ]
Gao, J. X. [1 ]
机构
[1] Dalian Univ Technol, Sch Mat Sci & Engn, Elect Packaging Mat Lab, Dalian 116024, Peoples R China
关键词
SOLDER; DIFFUSION; COUPLES;
D O I
10.1007/s10854-010-0113-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Au-20 wt% Sn eutectic solder is used as bumps in flip chip package of power LED (Light Emitting Diode) due to its excellent properties. The Au/Sn dual-layer films were fabricated on Si wafer by pulse electroplating of Au and Sn sequentially, and the solid-solid interfacial reaction during aging and the eutectic reaction during reflow soldering were investigated in the present work. After storage at room temperature for 1 week, three phases of AuSn, AuSn2 and AuSn4 were sequentially formed at the Au/Sn (10 mu m/10 mu m) interface, and the thickness of this reaction region was about 5 mu m. Firstly, AuSn4 was formed at the Au/Sn interface, and then AuSn and AuSn2 were formed at the Au/AuSn4 interface. After aging at 150 A degrees C for 5 and 10 h, a similar layered structure of AuSn/AuSn2/AuSn4 was also observed. Due to the faster diffusion of Au to Sn layer, all the Sn elements were consumed after aging at 150 A degrees C for 15 h and AuSn4 layer gradually transformed into AuSn and AuSn2 layers. For the specimen of Au/Sn (9 mu m/6 mu m) films on Si chip, a bamboo-shoot-like microstructure of Au5Sn/AuSn/AuSn2 was formed in the reaction region after reflowed at 280 A degrees C for 10 s; while a typical two-phase (Au5Sn and AuSn) eutectic microstructure was formed after reflowed at 280 A degrees C for 60 s.
引用
收藏
页码:193 / 199
页数:7
相关论文
共 15 条
[1]   Precise flip chip assembly using electroplated AuSn20 and SnAg3.5 solder [J].
Hutter, M. ;
Oppermann, H. ;
Engelmann, G. ;
Dietrich, L. ;
Reichl, H. .
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, :1087-+
[2]   Fluxless silicon-to-alumina bonding using electroplated Au-Sn-Au structure at eutectic composition [J].
Kim, Jong S. ;
Choi, Won S. ;
Kim, Dongwook ;
Shkel, Andrei ;
Lee, Chin C. .
MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2007, 458 (1-2) :101-107
[3]   ROOM-TEMPERATURE INTER-DIFFUSION STUDIES OF AU-SN THIN-FILM COUPLES [J].
NAKAHARA, S ;
MCCOY, RJ ;
BUENE, L ;
VANDENBERG, JM .
THIN SOLID FILMS, 1981, 84 (02) :185-196
[4]   INTERFACIAL VOID STRUCTURE OF AU-SN-AL METALLIZATIONS ON GA-AL-AS LIGHT-EMITTING-DIODES [J].
NAKAHARA, S ;
MCCOY, RJ .
THIN SOLID FILMS, 1980, 72 (03) :457-461
[5]  
OKAMOTO H, 1984, B ALLOY PHASE DIAGR, V5, P5
[6]  
OPPERMANN H, 2003, BIENN M FED EUR MAT, P377
[7]   Advanced flip chip technologies in RF, microwave and MEMS applications [J].
Oppermann, HH ;
Kallmayer, C ;
Klein, M ;
Aschenbrenner, R ;
Reichl, H .
DESIGN, TEST, INTEGRATION, AND PACKAGING OF MEMS/MOEMS, PROCEEDINGS, 2000, 4019 :308-314
[8]   Fabrication and microstructures of sequentially electroplated Au-rich, eutectic Au/Sn alloy solder [J].
Tang, Wenming ;
He, Anqiang ;
Liu, Qi ;
Ivey, Douglas G. .
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2008, 19 (12) :1176-1183
[9]   Room temperature interfacial reactions in electrodeposited Au/Sn couples [J].
Tang, Wenming ;
He, Anqiang ;
Liu, Qi ;
Ivey, Douglas G. .
ACTA MATERIALIA, 2008, 56 (19) :5818-5827
[10]   Microstructure of eutectic 80Au/20Sn solder joint in laser diode package [J].
Teo, J. W. Ronnie ;
Ng, F. L. ;
Goi, L. S. Kip ;
Sun, Y. F. ;
Wang, Z. F. ;
Shi, X. Q. ;
Wei, J. ;
Li, G. Y. .
MICROELECTRONIC ENGINEERING, 2008, 85 (03) :512-517