Impact of source-pocket engineering on device performance of dielectric modulated tunnel FET

被引:13
作者
Das, Gyan Darshan [1 ]
Mishra, Guru Prasad [2 ]
Dash, Sidhartha [3 ]
机构
[1] SOA Deemed Univ, Dept Elect & Instrumentat Engn, ITER, Bhubaneswar, India
[2] Natl Inst Technol Raipur, Dept Elect &Telecommun Engn, Raipur, Madhya Pradesh, India
[3] SOA Deemed Univ, ITER, Dept Elect & Commun Engn, Bhubaneswar, India
关键词
TFET; Pocket doping; Ambipolar behaviour; Hetero-dielectric engineering; FIELD-EFFECT TRANSISTORS; GATE;
D O I
10.1016/j.spmi.2018.10.014
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
Tunnel field-effect transistor (TFET) is one of the potential substitutes for bulk MOSFET in lowpower energy-efficient circuits due to its band-to-band tunneling current mechanism. However, they suffer from low ON-state (I-ON ) current and severe ambipolar behaviour which degrades the device performance. In this paper, both the source-pocket doping and gate dielectric engineering are taken into the account to improve the analog performance of TFET. The ambipolar current(I-AMB) can be supressed effectively without degrading the ON-state current performance by placing high-k and low-k dielectric at the source and drain end respectively. The ON-state current of the same structure can be maximized further by placing a heavily doped pocket layer in the vicinity of the tunneling junction. Here, the width and position of the source-pocket layer are also optimized to provide maximum I-ON /I-AMB . The different DC characteristics such as electric field, energy band analysis, BTBT generation rate and drain current of the proposed device are investigated. The results are compared with the results of conventional low-k TFET, high-k TFET, and hetero-dielectric TFET (HD-TFET) models to show its superiority. We have simulated the different models presented here using Sentaurus TCAD tool.
引用
收藏
页码:131 / 138
页数:8
相关论文
共 41 条
  • [1] In-Built N+ Pocket p-n-p-n Tunnel Field-Effect Transistor
    Abdi, Dawit Burusie
    Kumar, Mamidala Jagadesh
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (12) : 1170 - 1172
  • [2] Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping
    Ahish, Shylendra
    Sharma, Dheeraj
    Kumar, Yernad Balachandra Nithin
    Vasantha, Moodabettu Harishchandra
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 288 - 295
  • [3] 30-nm Tunnel FET With Improved Performance and Reduced Ambipolar Current
    Anghel, Costin
    Hraziia
    Gupta, Anju
    Amara, Amara
    Vladimirescu, Andrei
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (06) : 1649 - 1654
  • [4] [Anonymous], P IEEE
  • [5] [Anonymous], IEEE ELECT DEVICES L
  • [6] [Anonymous], 2014, Sentaurus Device User Guide
  • [7] [Anonymous], 11 IEEE C NAN IEEE N
  • [8] [Anonymous], 2010, 2010 SIL NAN WORKSH, DOI DOI 10.1109/SNW.2010.5562556
  • [9] Band-to-band tunneling in carbon nanotube field-effect transistors
    Appenzeller, J
    Lin, YM
    Knoch, J
    Avouris, P
    [J]. PHYSICAL REVIEW LETTERS, 2004, 93 (19) : 196805 - 1
  • [10] Comparing carbon nanotube transistors - The ideal choice: A novel tunneling device design
    Appenzeller, J
    Lin, YM
    Knoch, J
    Chen, ZH
    Avouris, P
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2568 - 2576