共 50 条
- [1] Symbolic Verification and Analysis of Discrete Timed Systems Formal Methods in System Design, 2003, 23 : 67 - 108
- [5] Improvements for the symbolic verification of timed automata FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2007, 2007, 4574 : 196 - +
- [6] Verification of timed circuits with symbolic delays ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 628 - 633
- [7] Symbolic Computation of Nonblocking Control Function for Timed Discrete Event Systems 2012 IEEE 51ST ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), 2012, : 7352 - 7359
- [8] Tidy: Symbolic Verification of Timed Cryptographic Protocols PROCEEDINGS OF THE 2022 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, CCS 2022, 2022, : 263 - 276
- [10] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 181 - 188