Symbolic verification and analysis of discrete timed systems

被引:4
|
作者
Ruf, J [1 ]
Kropf, T [1 ]
机构
[1] Univ Tubingen, Wilhelm Schickard Inst Informat, D-72076 Tubingen, Germany
关键词
formal verification; real-time systems; symbolic model checking; multi terminal binary decision diagrams;
D O I
10.1023/A:1024437214071
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents a novel approach for real-time model checking. It combines the efficiency of traditional symbolic model checking with possibilities to describe and specify real-time systems. Using multi-terminal binary decision diagrams to represent time and time intervals, it becomes possible to transfer efficient algorithms and optimization heuristics known from standard CTL model checking to real-time applications. By introducing a new variant of models called I/O-interval structures we can describe systems in a modular way. Interval structures allow model composition of real-time structures such that state explosion effects are greatly reduced. Besides model checking we also present analysis algorithms which allow to compute key properties like system latencies and minimal response times from the structures describing the system. The practical applicability is proven by experimental results, computed by the verification system RAVEN, which implements all described algorithms, including counterexample generation and waveform visualization.
引用
收藏
页码:67 / 108
页数:42
相关论文
共 50 条
  • [1] Symbolic Verification and Analysis of Discrete Timed Systems
    Jürgen Ruf
    Thomas Kropf
    Formal Methods in System Design, 2003, 23 : 67 - 108
  • [2] On the verification of detectability for timed discrete event systems
    Dong, Weijie
    Zhang, Kuize
    Li, Shaoyuan
    Yin, Xiang
    AUTOMATICA, 2024, 164
  • [3] Symbolic Supervisory Control of Timed Discrete Event Systems
    Miremadi, Sajed
    Fei, Zhennan
    Akesson, Knut
    Lennartson, Bengt
    IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2015, 23 (02) : 584 - 597
  • [4] Symbolic Representation and Computation of Timed Discrete-Event Systems
    Miremadi, S.
    Fei, Z.
    Akesson, K.
    Lennartson, B.
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2014, 11 (01) : 6 - 19
  • [5] Improvements for the symbolic verification of timed automata
    Yan, Rongjie
    Li, Guangyuan
    Zhang, Wenliang
    Peng, Yunquan
    FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2007, 2007, 4574 : 196 - +
  • [6] Verification of timed circuits with symbolic delays
    Clarisó, R
    Cortadella, J
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 628 - 633
  • [7] Symbolic Computation of Nonblocking Control Function for Timed Discrete Event Systems
    Miremadi, S.
    Fei, Z.
    Akesson, K.
    Lennartson, B.
    2012 IEEE 51ST ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), 2012, : 7352 - 7359
  • [8] Tidy: Symbolic Verification of Timed Cryptographic Protocols
    Barthe, Gilles
    Dal Lago, Ugo
    Malavolta, Giulio
    Rakotonirina, Itsaka
    PROCEEDINGS OF THE 2022 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, CCS 2022, 2022, : 263 - 276
  • [9] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
    Vakilotojar, V
    Beerel, PA
    INTEGRATION-THE VLSI JOURNAL, 1997, 24 (01) : 19 - 35
  • [10] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
    Vakilotojar, V
    Beerel, PA
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 181 - 188