Adaptive circuits using pFET floating-gate devices

被引:61
|
作者
Hasler, P [1 ]
Minch, BA [1 ]
Diorio, C [1 ]
机构
[1] Georgia Inst Technol, Atlanta, GA 30332 USA
来源
20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS | 1999年
关键词
D O I
10.1109/ARVLSI.1999.756050
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, pie describe our floating-gate pFET device, with its many circuit applications and supporting experimental measurements. We developed these devices in standard double-poly CMOS technologies by utilizing many effects inherent in these processes. We add floating-gate charge by electron tunneling, and we remove floating gate charge by hot-electron injection. With this floating-gate technology, we can not only build analog EEPROMs, we can also implement adaptation and learning when we consider floating-gate devices to be circuit elements with important time-domain dynamics. We start by discussing non-adaptive properties of floating-gate devices and we present two representative non-adaptive applications. First se discuss using the floating-gate pFETs as non-volatile voltage sources or potentiometers (e-pots). Second, we will discuss using floating-gate pFETs to build translinear circuits that compute the product of powers of the input currents We then discuss the physics, behavior, and applications of adaptation using floating-gate pFETs. The physics of adaptation start with Boating-gate pFETs with continuous tunneling and injection currents. A single floating-gate MOS device operating with continuous-time tunneling and injection currents can exhibit either stabilizing or destabilizing behaviors. One particular application is an autozeroing floating-gate amplifier (AFGA) that uses tunneling and pFET hot-electron injection to adaptively set its DC operating point. Continuous-time circuits comprising multiple floating-gate MOS devices show various competitive and cooperative behaviors between devices. These floating-gate circuits can be used to build silicon systems that adapt and learn.
引用
收藏
页码:215 / 229
页数:15
相关论文
共 50 条
  • [41] High-voltage DMOS integrated circuits using floating-gate protection technique
    Chebli, Robert
    Sawan, Mohamad
    El-Sankary, Kamal
    Savaria, Yvon
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 62 (02) : 223 - 235
  • [42] High-voltage DMOS integrated circuits using floating-gate protection technique
    Robert Chebli
    Mohamad Sawan
    Kamal El-Sankary
    Yvon Savaria
    Analog Integrated Circuits and Signal Processing, 2010, 62 : 223 - 235
  • [43] A CMOS programmable analog memory-cell array using floating-gate circuits
    Harrison, RR
    Bragg, JA
    Hasler, P
    Minch, BA
    Deweerth, SP
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) : 4 - 11
  • [44] Offset removal using floating-gate circuits foil mixed-signal systems
    Adil, F
    Serrano, G
    Hasler, P
    2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 190 - 195
  • [45] Motion detection sensor based on CMOS floating-gate devices
    Ponce-Ponce, VH
    Gómez-Castaneda, F
    Moreno-Cadenas, JA
    Flores-Nava, LM
    2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 206 - 209
  • [46] Giant random telegraph signals in nanoscale floating-gate devices
    Fantini, Paolo
    Ghetti, Andrea
    Marinoni, Andrea
    Ghidini, Gabriella
    Visconti, Angelo
    Marmiroli, Andrea
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1114 - 1116
  • [47] MEMORY PHENOMENA IN NOVEL FLOATING-GATE GAAS/ALGAAS DEVICES
    CAPASSO, F
    BELTRAM, F
    WALKER, JF
    MALIK, RJ
    INSTITUTE OF PHYSICS CONFERENCE SERIES, 1989, (96): : 493 - 498
  • [48] MEMORY PHENOMENA IN NOVEL FLOATING-GATE GAAS/ALGAAS DEVICES
    CAPASSO, F
    BELTRAM, F
    WALKER, JF
    MALIK, RJ
    GALLIUM ARSENIDE AND RELATED COMPOUNDS 1988, 1989, : 493 - 498
  • [49] Ultralow-voltage digital floating-gate UVMOS (FGUVMOS) circuits
    Berg, Y
    Wisland, DT
    Lande, TS
    Mikkelsen, S
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A37 - A40
  • [50] A novel ternary switching element using CMOS recharge semi floating-gate devices
    Gundersen, H
    Jensen, R
    Berg, Y
    35th International Symposium on Multiple-Valued Logic, Proceedings, 2005, : 54 - 58