Design of an SVD Engine for 8x8 MIMO Precoding Systems

被引:0
|
作者
Wu, Chun-Hun [1 ]
Liu, Chin-Yi [1 ]
Tsai, Pei-Yun [1 ]
机构
[1] Natl Cent Univ, Dept Elect Engn, Taoyuan, Taiwan
来源
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2017年
关键词
singular value decomposition; 8 x 8 MIMO precoding; split; deflation; VLSI; OFDM SYSTEMS; DECOMPOSITION; ARCHITECTURE; ALGORITHM;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A singular-value-decomposition (SVD) engine for 8 x 8 MIMO precoding systems is designed and implemented. The memory-based architecture is adopted with eight processing elements, each having two CORDIC modules. Two-phase operations are performed including bidiagonalization and Golub-Reinsch SVD (GR-SVD) with Rayleigh quotient shift. The split, deflation, and shift techniques of GR-SVD can effectively decrease the processed matrix size and accelerate the diagonalization to enhance the throughput. To cover the wide distribution of singular vector elements and singular values derived from 8 x 8 MIMO channel matrix, hybrid datapath representations are used. The thresholds for split and deflation can be adjusted and thus the accuracy of the SVD engine is variable according to the requirements. From the synthesis results, the SVD engine in 45 nm CMOS technology is able to provide the throughput rate of 636 K matrix/s and outperforms the previous design.
引用
收藏
页码:348 / 351
页数:4
相关论文
共 50 条
  • [31] A 0.18nJ/Matrix QR Decomposition and Lattice Reduction Processor for 8x8 MIMO Preprocessing
    Liao, Chun-Fu
    Wang, Jhong-Yu
    Huang, Yuan-Hao
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 161 - 164
  • [32] An 8x8 MIMO 3-axis Weighted Polarization Active Antenna for Wearable Radio Applications
    Honda, Kazuhiro
    Li, Kun
    Ogawa, Koichi
    2014 XXXITH URSI GENERAL ASSEMBLY AND SCIENTIFIC SYMPOSIUM (URSI GASS), 2014,
  • [33] A MULTICHORD SPECTROMETER USING AN 8X8 ANODE PHOTOMULTIPLIER
    CAROLAN, PG
    OCONNELL, R
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1995, 66 (02): : 1184 - 1188
  • [34] 8X8 BIT PIPELINED DADDA MULTIPLIER IN CMOS
    CRAWLEY, DG
    AMARATUNGA, GAJ
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1988, 135 (06): : 231 - 240
  • [35] Design and implementation of single electron transistor based 8X8 bit signed multipliers
    Shah, Chintan
    Shah, Raj
    Dhavse, Rasika
    Parekh, Rutu
    MATERIALS TODAY-PROCEEDINGS, 2021, 43 : 3904 - 3910
  • [37] 850 nm proton implanted 8x8 VCSEL array design and performance measurements
    Guilfoyle, PS
    Hessenbruch, JM
    Jewell, JL
    Temkin, H
    OPTOELECTRONIC INTERCONNECTS AND PACKAGING IV, 1997, 3005 : 314 - 320
  • [38] CMOS 4x4 and 8x8 Butler Matrices
    Cetinoneri, Berke
    Atesal, Yusuf A.
    Kim, Jeong-Geun
    Rebeiz, Gabriel M.
    2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 69 - 72
  • [39] Pipeline architecture for 8x8 discrete cosine transform
    Takala, J
    Nikara, J
    Akopian, D
    Astola, J
    Saarinen, J
    2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3303 - 3306
  • [40] 8x8 silicon photo diode matrix module
    He, DW
    Lu, JG
    Zhang, FW
    DETECTORS, FOCAL PLANE ARRAYS, AND APPLICATIONS, 1996, 2894 : 248 - 250