Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification

被引:17
作者
Guo, Xiaolong [1 ]
Dutta, Raj Gautam [2 ]
Mishra, Prabhat [3 ]
Jin, Yier [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[3] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Formal verification; hardware security; hardware trojan detection; model checking; proof-carrying hardware; theorem proving;
D O I
10.1109/TVLSI.2017.2751615
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wide usage of hardware intellectual property cores from untrusted vendors has raised security concerns for system designers. Existing solutions for functionality testing and verification do not usually consider the presence of malicious logic in hardware. Formal methods provide powerful solutions for detecting malicious behaviors in hardware. However, they suffer from scalability issues and cannot be easily used for large-scale computing systems. To alleviate the scalability challenge, we propose a new integrated formal verification framework to evaluate the trust of system-on-chip (SoC) constructed from untrusted third-party hardware resources. This framework combines an automated model checker with an interactive theorem prover to reduce the time for proving the system-level security properties of SoCs. Another factor contributing to the scalability issue is the effort required for manual conversion of the hardware design from register transfer level (RTL) code to a domain-specific language prior to verification. Consequently, we develop an automatic code converter for translating VHSIC hardware description language (VHDL) to Formal-HDL, which is a domain specific language for representing hardware designs in the language of Coq. To demonstrate the effectiveness of our integrated verification framework and automated code conversion tool, we evaluate a vulnerable program executed on a bare metal LEON3 SPARC V8 processor and prove system security with considerable reduction in verification effort.
引用
收藏
页码:3390 / 3400
页数:11
相关论文
共 32 条
[1]  
[Anonymous], COQ PROOF ASS
[2]  
[Anonymous], P 42 ACM EDAC IEEE D
[3]  
[Anonymous], P 12 INT C VER MOD C
[4]  
Banga Mainak, 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), P56, DOI 10.1109/HST.2010.5513114
[5]  
Berezin S., 2002, THESIS
[6]  
Bidmeshki MM, 2015, IEEE INT SYMP CIRC S, P29, DOI 10.1109/ISCAS.2015.7168562
[7]  
Biere A, 2003, ADV COMPUT, V58, P117
[8]  
Chockler H., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P135
[9]  
Clarke EdmundM., 2000, Proceedings of the International Conference on Computer Aided Veri cation (CAV), P154, DOI 10.1007/1072216715
[10]  
Clarke EM, 1999, MODEL CHECKING, P1