Phase error dynamics of a class of DPLLs in presence of cochannel interference

被引:11
作者
Banerjee, T [1 ]
Sarkar, BC [1 ]
机构
[1] Univ Burdwan, Dept Phys, Burdwan 713104, W Bengal, India
关键词
digital phase locked loop (DPLL); stability criteria; cochannel interference;
D O I
10.1016/j.sigpro.2004.12.005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nonlinear dynamics of a class of conventional digital phase-locked loops (DPLLs) and its modified structure using loop digital filter modification has been studied analytically as well as through computer simulation. The presence of an interference signal considerably disturbs the dynamical stability of the conventional DPLL but the modified structure is capable of withstanding this disturbance to a larger extent. A qualitative explanation of the observation has been given using bifurcation theory. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:1139 / 1147
页数:9
相关论文
共 8 条
[1]   NONLINEAR DYNAMICS OF A DIGITAL PHASE LOCKED LOOP [J].
BERNSTEIN, GM ;
LIEBERMAN, MA ;
LICHTENBERG, AJ .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1989, 37 (10) :1062-1070
[2]   Frequency granularity in digital phaselock loops [J].
Gardner, FM .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1996, 44 (06) :749-758
[3]  
Hilborn R.C., 2000, CHAOS NONLINEAR DYNA
[4]   A SURVEY OF DIGITAL PHASE-LOCKED LOOPS [J].
LINDSEY, WC ;
CHIE, CM .
PROCEEDINGS OF THE IEEE, 1981, 69 (04) :410-431
[6]   NOVEL QUICK-RESPONSE, DIGITAL PHASE-LOCKED LOOP [J].
SARKAR, BC ;
CHATTOPADHYAY, S .
ELECTRONICS LETTERS, 1988, 24 (20) :1263-1264
[7]   Phase-jitter dynamics of digital phase-locked loops [J].
Teplinsky, A ;
Feely, O ;
Rogers, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (05) :545-558
[8]   Some advances and refinements in digital phase-locked loops (DPLLs) [J].
Zoltowski, M .
SIGNAL PROCESSING, 2001, 81 (04) :735-789