Maximum sequence length MASH digital delta-sigma modulators

被引：71

作者：

Hosseini, Kaveh ^{[1
]}

Kennedy, Michael Peter ^{[1
]}

机构：

[1] Natl Univ Ireland Univ Coll Cork, Tyndall Natl Inst, Dept Microelect Engn, Cork, Ireland

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2007年 / 54卷 / 12期

基金：

爱尔兰科学基金会;

关键词：

digital delta-sigma modulator (DDSM); digital-to-analog converters (DACs); fractional-N frequency synthesizer; maximum sequence length; multistage noise shaping (MASH);

D O I：

10.1109/TCSI.2007.905653

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a modified structure for the first-order digital delta-sigma modulator (DDSM) which yields the maximum sequence length (N) for all constant digital inputs and for all initial conditions. Using this structure, MultistAge noise-SHaping (MASH) DDSMs are developed which, for a constant input, always have a sequence length of N-l, regardless of the initial conditions and input value, where N is the sequence length of each stage and l is the number of the first-order stages used in the MASH. The performance is confirmed mathematically, by simulation, and experimentally.

引用

页码：2628 / 2638

页数：11

共 16 条

[1]

[Anonymous], 2003, OVERSAMPLED DELTA SI

[2]

[Anonymous], IEEE J SOLID STATE C

[3] A practical Δ-Σ modulator design method based on periodical behavior analysis [J].

Borkowski, MJ ;

Riley, TAD ;

Häkkinen, J ;

Kostamovaara, J .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (10) :626-630

[4]

BORKOWSKI MJ, 2006, P ISCAS 2006 ISL KOS

[5]

Galton I., 2003, PHASE LOCKING HIGH P

[6] A 17-mW transmitter and frequency synthesizer for 900 MHz GSM fully integrated in 0.35-μm CMOS [J].

Hegazi, E ;

Abidi, AA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (05) :782-792

[7]

HOSSEINI K, 2006, SIGMA DELTA MODULATO

[8]

Hosseini K, 2006, PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, P309

[9] A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise [J].

Meninger, SE ;

Perrott, MH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) :966-980

[10] A MULTIPLE MODULATOR FRACTIONAL DIVIDER [J].

MILLER, B ;

CONLEY, RJ .

IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1991, 40 (03) :578-583

← 1 2 →