Redundancy Effect on the Performance of Digitally-Assisted SAR ADCs

被引:0
作者
Pena-Ramos, Juan-Carlos [1 ]
Verhelst, Marian [1 ]
机构
[1] Katholieke Univ Leuven, Dept Elect Engn ESAT MICAS, Leuven, Belgium
来源
2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS) | 2015年
关键词
SAR ADC; background calibration; redundancy; dynamic effects; weight calibration; capacitor mismatch correction;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a thorough assessment of the impact redundancy has on background calibration performance in SAR ADCs with static and dynamic non-idealities. A configurable model that is capable of implementing different SAR architectures is used to inject various implementation impairments and and analyze the impact redundancy has on them. The effects of a redundant capacitor array on calibration are first analyzed in the presence of static non-idealities, after which then incomplete settling effects and noise are added. The effect of redundancy in the spread of the calibrated ENOB of multiple simulations is assessed. A tradeoff between increased tolerance to settling errors and calibration performance is shown, allowing to optimize the amount of redundancy and number of SAR cycles for minimum energy consumption for a given target ENOB.
引用
收藏
页码:276 / 279
页数:4
相关论文
共 14 条
  • [1] Concurrent Effect of Redundancy and Switching Algorithms in SAR ADCs
    Ricci, Luca
    Scaletti, Lorenzo
    Be, Gabriele
    Bertulessi, Luca
    Levantino, Salvatore
    Samori, Carlo
    Bonfanti, Andrea
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 900 - 904
  • [2] A digital foreground calibration method for SAR ADCs with redundancy
    Xie, Shuang
    IEICE ELECTRONICS EXPRESS, 2022, 19 (08): : 20220064
  • [3] Digitally-Assisted Analog Designs for Submicron CMOS Technology
    Lai, Fang-shi
    Lin, Yung-Fu
    Weng, Adams
    Hsueh, Kevin
    Hsueh, Fu-Lung
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 49 - 52
  • [4] A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters
    Tseng, Wei-Hsin
    Lee, Wei-Liang
    Huang, Chang-Yang
    Chiu, Pao-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2222 - 2231
  • [5] A 12-bit 104-MS/s SAR ADC in 28nm CMOS for Digitally-Assisted Wireless Transmitters
    Tseng, Wei-Hsin
    Lee, Wei-Liang
    Huang, Chang-Yang
    Chiu, Pao-Cheng
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 61 - 64
  • [6] ADC Architectural Study for Digitally-Assisted Multi-Gigabit Data Communication Transceivers
    Barba, Pedro
    Rodriguez-Perez, Alberto
    Prefasi, Enrique
    del Rio, Rocio
    Guerra, Oscar
    2023 38TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS, DCIS, 2023,
  • [7] Tester-Assisted Calibration and Screening for Digitally-Calibrated ADCs
    Chang, Hsiu-Ming
    Lin, Kuan-Yu
    Cheng, Kwang-Ting
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (12) : 2838 - 2848
  • [8] An efficient tool for the assisted design of SAR ADCs capacitive DACs
    Brenna, S.
    Bonetti, A.
    Bonfanti, A.
    Lacaita, A. L.
    INTEGRATION-THE VLSI JOURNAL, 2016, 53 : 88 - 99
  • [9] SAR-Assisted Energy-Efficient Hybrid ADCs
    Lozada, Kent Edrian
    Chang, Dong-Jin
    Oh, Dong-Ryeol
    Seo, Min-Jae
    Ryu, Seung-Tak
    IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2024, 4 : 163 - 175
  • [10] Memristor-Assisted Background Calibration for SAR ADCs: A Feasibility Study
    Si, Zhaoguang
    Wang, Chaohan
    Jiang, Xiongfei
    Li, Zheyi
    Huang, Guoyang
    Serb, Alexander
    Prodromakis, Themis
    Wang, Shiwei
    Papavassiliou, Christos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (09) : 3497 - 3508