共 5 条
Modeling and numerical simulation of gate leakage current in strained-Si channel nMOSFETs with high-k gate dielectrics
被引:0
作者:

Goswami, Srirupa
论文数: 0 引用数: 0
h-index: 0
机构:
Univ Calcutta, Inst Radio Phys & Elect, Kolkata 700009, India Univ Calcutta, Inst Radio Phys & Elect, Kolkata 700009, India

论文数: 引用数:
h-index:
机构:
机构:
[1] Univ Calcutta, Inst Radio Phys & Elect, Kolkata 700009, India
来源:
2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009)
|
2009年
关键词:
strained-Si;
high-k;
gate leakage current;
MOSFETs;
OXIDE;
D O I:
暂无
中图分类号:
TM [电工技术];
TN [电子技术、通信技术];
学科分类号:
0808 ;
0809 ;
摘要:
The influence of strain on the gate leakage current has been investigated analytically in detail for strained-Si channel MOSFETs for a range of gate voltages and the gate insulator thicknesses. Our analysis relies on the determination of surface potential by solving the Poisson's equation using both the analytical and numerical approaches. The analytical model for the gate leakage current density has been proposed by considering strain dependent material and transport parameters and also band parameters. The different components of the gate leakage current densities such as the Fowler-Nordheim (F-N) and direct leakage current densities along with their sub components have been determined analytically for a wide range of strain values. Further the validity of our model has been confirmed by comparing our theoretical results for the gate leakage current density with the reported experimental data.
引用
收藏
页码:33 / 36
页数:4
相关论文
共 5 条
- [1] Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (07) : 1366 - 1373Lee, WC论文数: 0 引用数: 0 h-index: 0机构: Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USAHu, CM论文数: 0 引用数: 0 h-index: 0机构: Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
- [2] Hole mobility enhancements and alloy scattering-limited mobility in tensile strained Si/SiGe surface channel metal-oxide-semiconductor field-effect transistors[J]. JOURNAL OF APPLIED PHYSICS, 2002, 92 (07) : 3745 - 3751Leitz, CW论文数: 0 引用数: 0 h-index: 0机构: MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USACurrie, MT论文数: 0 引用数: 0 h-index: 0机构: MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USALee, ML论文数: 0 引用数: 0 h-index: 0机构: MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USACheng, ZY论文数: 0 引用数: 0 h-index: 0机构: MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USAAntoniadis, DA论文数: 0 引用数: 0 h-index: 0机构: MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USAFitzgerald, EA论文数: 0 引用数: 0 h-index: 0机构: MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USA
- [3] Dual-work-function metal gatesby full silicidation of poly-Si with Co-NiBi-layers[J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) : 228 - 230Liu, J论文数: 0 引用数: 0 h-index: 0机构: Univ Texas, Dept Elect & Comp Engn, Ctr Microelect Res, Austin, TX 78758 USA Univ Texas, Dept Elect & Comp Engn, Ctr Microelect Res, Austin, TX 78758 USAWen, HC论文数: 0 引用数: 0 h-index: 0机构: Univ Texas, Dept Elect & Comp Engn, Ctr Microelect Res, Austin, TX 78758 USALu, JP论文数: 0 引用数: 0 h-index: 0机构: Univ Texas, Dept Elect & Comp Engn, Ctr Microelect Res, Austin, TX 78758 USAKwong, DL论文数: 0 引用数: 0 h-index: 0机构: Univ Texas, Dept Elect & Comp Engn, Ctr Microelect Res, Austin, TX 78758 USA
- [4] Strained Si/SiGe MOS technology: Improving gate dielectric integrity[J]. MICROELECTRONIC ENGINEERING, 2009, 86 (03) : 218 - 223Olsen, S. H.论文数: 0 引用数: 0 h-index: 0机构: Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, EnglandYana, L.论文数: 0 引用数: 0 h-index: 0机构: Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, EnglandAgaiby, R.论文数: 0 引用数: 0 h-index: 0机构: Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England论文数: 引用数: h-index:机构:O'Neill, A. G.论文数: 0 引用数: 0 h-index: 0机构: Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, EnglandHellstrom, P. -E.论文数: 0 引用数: 0 h-index: 0机构: KTH Royal Inst Technol, SE-16440 Kista, Sweden Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, EnglandOstling, M.论文数: 0 引用数: 0 h-index: 0机构: KTH Royal Inst Technol, SE-16440 Kista, Sweden Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, EnglandLyutovich, K.论文数: 0 引用数: 0 h-index: 0机构: Univ Stuttgart, D-70569 Stuttgart, Germany Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England论文数: 引用数: h-index:机构:Claeys, C.论文数: 0 引用数: 0 h-index: 0机构: IMEC, B-3001 Louvain, Belgium Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, EnglandParker, E. H. C.论文数: 0 引用数: 0 h-index: 0机构: Univ Warwick, Coventry CV4 7AL, W Midlands, England Newcastle Univ, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
- [5] A 90-nm logic technology featuring strained-silicon[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (11) : 1790 - 1797Thompson, SE论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAArmstrong, M论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAAuth, C论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAAlavi, M论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USABuehler, M论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAChau, R论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USACea, S论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAGhani, T论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAGlass, G论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAHoffman, T论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAJan, CH论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAKenyon, C论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAKlaus, J论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAKuhn, K论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAMa, ZY论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAMcintyre, B论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAMistry, K论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAMurthy, A论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAObradovic, B论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USANagisetty, R论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USANguyen, P论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USASivakumar, S论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAShaheed, R论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAShiften, L论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USATufts, B论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USATyagi, S论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USABohr, M论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USAEl-Mansy, Y论文数: 0 引用数: 0 h-index: 0机构: Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA