Modeling and numerical simulation of gate leakage current in strained-Si channel nMOSFETs with high-k gate dielectrics

被引:0
作者
Goswami, Srirupa [1 ]
Biswas, Abhijit [1 ]
机构
[1] Univ Calcutta, Inst Radio Phys & Elect, Kolkata 700009, India
来源
2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009) | 2009年
关键词
strained-Si; high-k; gate leakage current; MOSFETs; OXIDE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The influence of strain on the gate leakage current has been investigated analytically in detail for strained-Si channel MOSFETs for a range of gate voltages and the gate insulator thicknesses. Our analysis relies on the determination of surface potential by solving the Poisson's equation using both the analytical and numerical approaches. The analytical model for the gate leakage current density has been proposed by considering strain dependent material and transport parameters and also band parameters. The different components of the gate leakage current densities such as the Fowler-Nordheim (F-N) and direct leakage current densities along with their sub components have been determined analytically for a wide range of strain values. Further the validity of our model has been confirmed by comparing our theoretical results for the gate leakage current density with the reported experimental data.
引用
收藏
页码:33 / 36
页数:4
相关论文
共 5 条
  • [1] Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling
    Lee, WC
    Hu, CM
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (07) : 1366 - 1373
  • [2] Hole mobility enhancements and alloy scattering-limited mobility in tensile strained Si/SiGe surface channel metal-oxide-semiconductor field-effect transistors
    Leitz, CW
    Currie, MT
    Lee, ML
    Cheng, ZY
    Antoniadis, DA
    Fitzgerald, EA
    [J]. JOURNAL OF APPLIED PHYSICS, 2002, 92 (07) : 3745 - 3751
  • [3] Dual-work-function metal gatesby full silicidation of poly-Si with Co-NiBi-layers
    Liu, J
    Wen, HC
    Lu, JP
    Kwong, DL
    [J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) : 228 - 230
  • [4] Strained Si/SiGe MOS technology: Improving gate dielectric integrity
    Olsen, S. H.
    Yana, L.
    Agaiby, R.
    Escobedo-Cousin, E.
    O'Neill, A. G.
    Hellstrom, P. -E.
    Ostling, M.
    Lyutovich, K.
    Kasper, E.
    Claeys, C.
    Parker, E. H. C.
    [J]. MICROELECTRONIC ENGINEERING, 2009, 86 (03) : 218 - 223
  • [5] A 90-nm logic technology featuring strained-silicon
    Thompson, SE
    Armstrong, M
    Auth, C
    Alavi, M
    Buehler, M
    Chau, R
    Cea, S
    Ghani, T
    Glass, G
    Hoffman, T
    Jan, CH
    Kenyon, C
    Klaus, J
    Kuhn, K
    Ma, ZY
    Mcintyre, B
    Mistry, K
    Murthy, A
    Obradovic, B
    Nagisetty, R
    Nguyen, P
    Sivakumar, S
    Shaheed, R
    Shiften, L
    Tufts, B
    Tyagi, S
    Bohr, M
    El-Mansy, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (11) : 1790 - 1797