Page Cache Attacks

被引:18
|
作者
Gruss, Daniel [1 ]
Kraft, Erik [1 ]
Tiwari, Trishita [2 ]
Schwarz, Michael [1 ]
Trachtenberg, Ari [2 ]
Hennessey, Jason [3 ]
Ionescu, Alex [4 ]
Fogh, Anders [5 ]
机构
[1] Graz Univ Technol, Graz, Austria
[2] Boston Univ, Boston, MA 02215 USA
[3] NetApp, Sunnyvale, CA USA
[4] CrowdStrike, Sunnyvale, CA USA
[5] Intel Corp, Santa Clara, CA 95051 USA
基金
美国国家科学基金会;
关键词
Software-based Attacks; Cache Attacks; Operating Systems;
D O I
10.1145/3319535.3339809
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We present a new side-channel attack that targets one of the most fundamental software caches in modern computer systems: the operating system page cache. The page cache is a pure software cache that contains all disk-backed pages, including program binaries, shared libraries, and other files. On Windows, dynamic pages are also part of this cache and can be attacked as well, e.g., data, heap, and stacks. Our side channel permits unprivileged monitoring of accesses to these pages of other processes, with a spatial resolution of 4 kB and a temporal resolution of 2 is on Linux (<= 6.7 measurements per second), and 466 ns on Windows 10 (<= 223 measurements per second). We systematically analyze the side channel by demonstrating different hardware-agnostic local attacks, including a sandbox-bypassing high-speed covert channel, an ASLR break on Windows 10, and various information leakages that can be used for targeted extortion, spam campaigns, and more directly for UI redressing attacks. We also show that, as with hardware cache attacks, we can attack the generation of temporary passwords on vulnerable cryptographic implementations. Our hardware-agnostic attacks can be mitigated with our proposed security patches, but the basic side channel remains exploitable via timing measurements. We demonstrate this with a remote covert channel exfiltrating information from a colluding process through innocuous server requests.
引用
收藏
页码:167 / 180
页数:14
相关论文
共 50 条
  • [11] Cache attacks on block ciphers
    Zhao, Xinjie
    Wang, Tao
    Guo, Shize
    Liu, Huiying
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2012, 49 (03): : 453 - 468
  • [12] SCATTERCACHE: Thwarting Cache Attacks via Cache Set Randomization
    Werner, Mario
    Unterluggauer, Thomas
    Giner, Lukas
    Schwarz, Michael
    Gruss, Daniel
    Mangard, Stefan
    PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, 2019, : 675 - 692
  • [13] GAIA: An OS Page Cache for Heterogeneous Systems
    Brokhman, Tanya
    Lifshits, Pavel
    Silberstein, Mark
    PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, 2019, : 661 - 674
  • [14] Hash, Don't Cache (the Page Table)
    Yaniv, Idan
    Tsafrir, Dan
    SIGMETRICS/PERFORMANCE 2016: PROCEEDINGS OF THE SIGMETRICS/PERFORMANCE JOINT INTERNATIONAL CONFERENCE ON MEASUREMENT AND MODELING OF COMPUTER SCIENCE, 2016, : 337 - 350
  • [15] The page cache deduplication mechanism in virtualized systems
    Lee, Seho
    Kim, Inhyeok
    Lee, Dongwoo
    Eom, Young Ik
    International Journal of Control and Automation, 2013, 6 (01): : 151 - 160
  • [16] Cache performance improvement through on-demand, in-cache page clearing
    Kim, T
    Kim, JM
    Min, SL
    Kim, CS
    Moo, SM
    Hong, S
    MICROPROCESSORS AND MICROSYSTEMS, 1997, 20 (06) : 361 - 371
  • [17] Reducing DNS Cache Poisoning Attacks
    Mohan, Jayashree
    Puranik, Shruthi
    Chandrasekaran, K.
    ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
  • [18] ARMageddon: Cache Attacks on Mobile Devices
    Lipp, Moritz
    Gruss, Daniel
    Spreitzer, Raphael
    Maurice, Clementine
    Mangard, Stefan
    PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, 2016, : 549 - 564
  • [19] Cache attacks and countermeasures: The case of AES
    Osvik, DA
    Shamir, A
    Tromer, E
    TOPICS IN CRYPTOLOGY - CT-RSA 2006, PROCEEDINGS, 2006, 3860 : 1 - 20
  • [20] Pinpointing Cache Timing Attacks on AES
    Rebeiro, Chester
    Mondal, Mainack
    Mukhopadhyay, Debdeep
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 306 - 311