An Efficient Implementation of Montgomery Powering Ladder in Reconfigurable Hardware

被引：0

作者：

Mesquita, Daniel ^{[1
]}

Perin, Guilherme ^{[1
]}

Herrmann, Fernando Luis ^{[1
]}

Martins, Joao Baptista ^{[1
]}

机构：

[1] Univ Fed Uberlandia, FACOM, Uberlandia, MG, Brazil

来源：

SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2010年

关键词：

Cryptography; Modular Exponentiation; FPGA; EXPONENTIATION; MULTIPLICATION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes an efficient architecture to perform modular exponentiation using the Montgomery Powering Ladder algorithm The implementation is composed by two parallel modular multiplication modules in order to speed-up the modular exponentiation time. The modular multiplication architecture is high-radix and presents an one-dimensional array of processing elements within multiplexed multipliers. This architecture can performs the 1024 bits RSA decryption in 2.5 ms. Furthermore, the modular exponentiation architecture presents a countermeasure against SPA attack.

引用

页码：121 / 126

页数：6

共 50 条

[41] Efficient Montgomery Multiplication on GPUs
Rosia, Nicolae
Cervicescu, Virgil
Togan, Mihai
INNOVATIVE SECURITY SOLUTIONS FOR INFORMATION TECHNOLOGY AND COMMUNICATIONS, 2015, 9522 : 119 - 129
[42] Advanced implementation of Montgomery Modular Multiplier
Abd-Elkader, Ahmed A. H.
Rashdan, Mostafa
Hasaneen, El-Sayed A. M.
Hamed, Hesham F. A.
MICROELECTRONICS JOURNAL, 2020, 106 (106):
[43] An area efficient FFT and its hardware implementation
Sharma, Manoj
Mehra, Shivam Kumar
Goyal, Vishal
JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2022, 43 (03) : 505 - 511
[44] Optimization for Efficient Hardware Implementation of CNN on FPGA
Farrukh, Fasih Ud Din
Xie, Tuo
Zhang, Chun
Wang, Zhihua
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 88 - 89
[45] Hardware Area Efficient and Real-Time FPGA Implementation of PHMMRGB
Sahin, Suhap
Narli, Oguz
Turkoglu, Muhammet bahadir
Ozcan, Hikmetcan
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2025, 24 (01)
[46] Efficient Hardware Implementation of the Richardson-Lucy Algorithm for Restoring Motion-Blurred Image on Reconfigurable Digital System
Anacona-Mosquera, Oscar
Arias-Garcia, Janier
Munoz, Daniel M.
Llanos, Carlos H.
2016 29TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2016,
[47] Area-Time Efficient Implementation of the Elliptic Curve Method of Factoring in Reconfigurable Hardware for Application in the Number Field Sieve
Gaj, Kris
Kwon, Soonhak
Baier, Patrick
Kohlbrenner, Paul
Le, Hoang
Khaleeluddin, Mohammed
Bachimanchi, Ramakrishna
Rogawski, Marcin
IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (09) : 1264 - 1280
[48] Reconfigurable hardware implementation of K-nearest neighbor algorithm on FPGA
Yacoub, Mohammed H.
Ismail, Samar M.
Said, Lobna A.
Madian, Ahmed H.
Radwan, Ahmed G.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 173
[49] Hardware Implementation of Support Vector Machine Classifier using Reconfigurable Architecture
Kumar, Santosh
Manikandan, J.
Agrawal, V. K.
2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 45 - 50
[50] Reconfigurable hardware implementation of coherent averaging technique for ultrasonic NDT instruments
Tarpara, Eaglekumar G.
Patankar, V. H.
ULTRASONICS, 2020, 105

← 1 2 3 4 5 →